STORAGE ELEMENTS: R-S LATCH

- Storage elements are used to store information in a binary format (e.g. state, data, address, opcode, machine status).
- Storage elements may be clocked or unclocked.
- Two types: level-sensitive, edge-sensitive

Example: R-S latch (Unclocked) The state of an R-S latch is dependent on the value of its R and S inputs.



0 1 Reset

Note: Avoid applying *11* to a R-S Nor latch, and *00* to an R'S' Nand latch. The circuit is unstable and oscillation will result.



CS8803: Advanced Digital Design for

Embedded Hardware

Lecture 4:

Latches, Flip-Flops, and Sequential Circuits

Instructor: Sung Kyu Lim (limsk@ece.gatech.edu)

Website: http://users.ece.gatech.edu/limsk/course/cs8803





R.M. Dansereau: v.1.0



- A momentary change of input changes the value passed out of the latch.
- This is a problem if the input of a latch depends on the output of the same latch.
 - Example: Design a system that flips a stored bit whenever **Enable** goes high. An inexperienced engineer might design the following.





(+LATCHES +LATCH EXAMPLE -PROB W/TRANSPARENCY

- The problem with transparent, level-sensitive latches can be fixed by splitting the input and output so that they are independent.
- New solution: Consider the following improved design that flips a stored bit whenever **Enable** goes high. This design now uses a master and a slave transparent latches to separate the input from the output.





B

Enable input since A and B appear to be connected by a wire.

(A)

Copyright 2000, 2003 MD Ciletti 77

STORAGE ELEMENTS: FLIP-FLOPS

Flip-flops are edge-sensitive storage elements; data storage is synchronized to an edge of a clock. The value of data stored depends on the data that is present at the data input(s) when the clock makes a transition at its active (rising or falling) edge.



- Characteristic equation: q_{next} = D.
- This example is active on the rising (positive) edge of the clock.

the output depends directly on the

- Intermediate data transitions are ignored.
- Timing constraints (setup, hold, minimum pulse width) must be met.

R.M. Dansereau; v.1.0

MASTER-SLAVE FLIP-FLOP

A master-slave configuration of two data latches samples the input during the active cycle of the clock applied to the master stage. The input is propagated to the output during the slave cycle of the clock.

Master-slave implementation of a negative edge-triggered D-type flip-flop:



Timing constraint: the output of the master stage must settle before the enabling edge of the slave stage. The master stage is enabled on the inactive edge of the clock, and the slave stage is enabled on the active edge. Timing constraints apply to the active edge.

CMOS TECHNOLOGY - MASTER-SLAVE FLIP-FLOP

CMOS Transmission Gate:



D-type flip-flops in CMOS technology are formed by combining transmission gates with glue logic to form a master-slave circuit.





Copyright 2000, 2003 MD Ciletti 80

CMOS TECHNOLOGY MASTER-SLAVE FLIP-FLOP (Cont.)





- Master stage: output capacitor (node w2) is charged and sustained by the feedback loop. The delays of the master stage determine the setup conditions of the flipflop.
- Slave stage: The output of the slave stage is sustained while the master stage is charging. At the active edge of the flipflop, the output of the master stage charges the output of the slave stage, which is sustained by the feedback loop during the active cycle.
- Note: the read operation is nondestructive.



INTRO. TO COMP. ENG. CHAPTER VII-22 SEQUENTIAL SYSTEMS FLIP-FLOPS NEGATIVE EDGE TRIGGERED

•FLIP-FLOPS -SINGLE BIT STORAGE -EDGE TRIGGERED

•LATCH EXAMPLE

• The output C, which is also the bit stored, appears to change on the negative edge of the Enable transitions.



Copyright 2000, 2003 MD Ciletti 83

BUILDING BLOCKS: THREE-STATE DEVICES

Three-state devices provide high-impedance interface devices.



Typical applications: i/o pad and bus isolation.



- INTRO. TO COMP. ENG. CHAPTER VII-23 SEQUENTIAL SYSTEMS FLIP-FLOPS POSITIVE EDGE TRIGGERED +FLIP-FLOPS SINGLE BIT STORAGE -EDGE TRIGGERED -NEG. EDGE TRIGGERED
 - The output C, which is also the bit stored, appears to change on the

positive edge of the Enable transitions.



Copyright 2000, 2003 MD Ciletti 85

BUILDING BLOCKS: BUSSES

- Busses provide parallel datapaths and control interfaces and between functional units.
- Synchronous and asynchronous busses
- Handshaking protocols are required for coherent communication
- Key Issues: Bus Contention and Arbitration

Example: Register-to-Register transfer on a 4-bit datapath.





SEQUENTIAL MACHINES (p 80)

• Sequential machines, also called finite state machines, are characterized by an input/output relationship in which the value of the outputs at a given time depend on the history of the applied inputs as well as their present value.

Example: A machine that is to count the number of 1s in a serially transmitted frame of bits.

- The history of the inputs applied to a sequential machine is represented by the **state** of the machine, and requires hardware elements that store information, i.e. requires memory to store the state of the machine as an encoded binary word.
- All sequential machines require feedback that allows the next state of the machine to be determined from the present state and inputs.



The set of states of a sequential machine is always finite, and the number of states is determined by the number of bits that represent the state.

Copyright 2000, 2003 MD Ciletti 88

SEQUENTIAL MACHINES (Cont.)

- The inputs to the flip-flops must remain stable for a sufficient interval before and after the active edge of the clock. The former constraint establishes an upper bound on the longest path through the circuit, which constrains the latest allowed arrival of data. The latter constraint imposes a lower bound on the shortest path through the combinational logic that is driving the storage device. It constrains the earliest time at which data from the previous cycle could be overwritten.
- Together, these constraints ensure that valid data is stored. Otherwise, timing violations may occur at the inputs to the flip-flops, with the result that invalid data is stored.
- In an edge-triggered clocking scheme, the clock isolates a storage register's inputs from its output, thereby allowing feedback without race conditions.
- The outputs of a state machine controls the synchronous datapath operations and register operations of more general digital machine.

- Sequential machines may be asynchronous or synchronous (clocked).
- The state transitions of a (edge-triggered) flip-flop-based synchronous machine are synchronized by the active edge (i.e. rising or falling) of a common clock. State changes give rise to changes in the combinational logic that determines the next state and the output of the machine.



• A lower bound on the cycle time (period) of the machine's clock is set by the requirement that the period of the clock must be long enough to allow all transients activated by an a transition of the clock to settle at the outputs of the combinational logic before the next active edge occurs.

Copyright 2000, 2003 MD Ciletti 89

FINITE STATE MACHINES

- Synchronous (i.e. clocked) finite state machines (FSMs) have widespread application in digital systems, e.g. as datapath controllers in computational units and processors. Synchronous FSMs are characterized by a finite number of states and by clock-driven state transitions.
- Mealy Machine: The next state and the outputs depend on the present state and the inputs.
- Moore Machine: The next state depends on the present state and the inputs, but the output depends on only the present state.

Copyright 2000, 2003 MD Ciletti 90

FINITE STATE MACHINES (Cont.)



R.M. Dansereau; v.1.0

INTRO. TO COMP. ENG. CHAPTER VIII-9 FINITE STATE MACHINES	STATE DIAGRAMS PATTERN DETECT EXAMPLE	•STATE DIAGRAMS -PROPERTIES -STATE DIAGRAM EX. -BIT FLIPPER EX.
Suppose we want a	sequential system that has the fo	bllowing behaviour
Input:	$x(t) \in \{0, 1\}$	
Output:	$z(t) \in \{0, 1\}$	
Function:	$z(t) = \begin{cases} 1 & \text{if } x(t-3,t) \\ 0 & \text{otherwise} \end{cases}$	= 1101
• Effectively, the sy	stem should output a 1 when the	last set of four inputs
have been 1101 .		
 For instance, the 	following output $z(t)$ is obtained for	or the input x(t)
t	0123456789	
$\boldsymbol{x}(t)$	100100100100 1101 0 1101101 00 1	101 001
Z(t)	???000000000001000010000	001000
1. Dansereau; v.1.0		
M. Dansereau; v.1.0 INTRO. TO COMP. ENG. CHAPTER VIII-11	STATE TABLES	•STATE DIAGRAMS -STATE DIAGRAM EX. -BIT FLIPPER EX.
M. Dansereau; v.1.0 INTRO. TO COMP. ENG. CHAPTER VIII-11 FINITE STATE MACHINES	STATE TABLES INTRODUCTION	•STATE DIAGRAMS -STATE DIAGRAM EX. -BIT FLIPPER EX. -PATTERN DETECT EX.
 A. Dansereau; v.1.0 INTRO. TO COMP. ENG. CHAPTER VIII-11 FINITE STATE MACHINES State tables also ex 	STATE TABLES INTRODUCTION	•STATE DIAGRAMS -STATE DIAGRAM EX. -BIT FLIPPER EX. -PATTERN DETECT EX. ONSISTS OF
M. Dansereau; v.1.0 INTRO. TO COMP. ENG. CHAPTER VIII-11 FINITE STATE MACHINES • State tables also ex • Present state	STATE TABLES INTRODUCTION	•STATE DIAGRAMS -STATE DIAGRAM EX. -BIT FLIPPER EX. -PATTERN DETECT EX. ONSISTS OF
M. Dansereau; v.1.0 INTRO. TO COMP. ENG. CHAPTER VIII-11 FINITE STATE MACHINES • State tables also ex • Present state • The present	STATE TABLES INTRODUCTION press a systems behaviour and c state of the system, typically give	•STATE DIAGRAMS -STATE DIAGRAM EX. -BIT FLIPPER EX. -PATTERN DETECT EX. onsists of n in binary encoded
M. Dansereau; v.1.0 INTRO. TO COMP. ENG. CHAPTER VIII-11 FINITE STATE MACHINES • State tables also ex • Present state • The present form or with	STATE TABLES INTRODUCTION press a systems behaviour and c state of the system, typically give S_{μ} . So, a state of S_{π} in our state	•STATE DIAGRAMS -STATE DIAGRAM EX. -BIT FLIPPER EX. -PATTERN DETECT EX. onsists of n in binary encoded diagram with 10
M. Dansereau; v.1.0 INTRO. TO COMP. ENG. CHAPTER VIII-11 FINITE STATE MACHINES • State tables also ex • Present state • The present form or with states would	STATE TABLES INTRODUCTION press a systems behaviour and c state of the system, typically given S_k . So, a state of S_5 in our state be represented as 0101 since we	•STATE DIAGRAMS -STATE DIAGRAM EX. -BIT FLIPPER EX. -PATTERN DETECT EX. onsists of n in binary encoded diagram with 10
M. Dansereau; v.1.0 INTRO. TO COMP. ENG. CHAPTER VIII-11 FINITE STATE MACHINES • State tables also ex • Present state • The present form or with states would • Inputs	STATE TABLES INTRODUCTION press a systems behaviour and c state of the system, typically given S_k . So, a state of S_5 in our state be represented as 0101 since we	•STATE DIAGRAMS -STATE DIAGRAM EX. -BIT FLIPPER EX. -PATTERN DETECT EX. onsists of n in binary encoded diagram with 10 e require 4 bits.
M. Dansereau; v.1.0 INTRO. TO COMP. ENG. CHAPTER VIII-11 FINITE STATE MACHINES • State tables also ex • Present state • The present form or with states would • Inputs • Whatever ex	STATE TABLES INTRODUCTION press a systems behaviour and c state of the system, typically given S_k . So, a state of S_5 in our state be represented as 0101 since we ternal inputs used to cause the st	•STATE DIAGRAMS -STATE DIAGRAM EX. -BIT FLIPPER EX. -PATTERN DETECT EX. onsists of in binary encoded diagram with 10 e require 4 bits.
M. Dansereau; v.1.0 INTRO. TO COMP. ENG. CHAPTER VIII-11 FINITE STATE MACHINES • State tables also ex • Present state • The present form or with states would • Inputs • Whatever ex • Next state	STATE TABLES INTRODUCTION press a systems behaviour and c state of the system, typically given S_k . So, a state of S_5 in our state be represented as 0101 since we ternal inputs used to cause the state	•STATE DIAGRAMS -STATE DIAGRAM EX. -BIT FLIPPER EX. -PATTERN DETECT EX. onsists of in binary encoded diagram with 10 e require 4 bits. ate transitions.
M. Dansereau; v.1.0 INTRO. TO COMP. ENG. CHAPTER VIII-11 FINITE STATE MACHINES • State tables also ex • Present state • The present form or with states would • Inputs • Whatever ex • Next state • The next state	STATE TABLES INTRODUCTION press a systems behaviour and c state of the system, typically given S_k . So, a state of S_5 in our state be represented as 0101 since we ternal inputs used to cause the state te, generally in binary encoded for	•STATE DIAGRAMS -STATE DIAGRAM EX. -BIT FLIPPER EX. -PATTERN DETECT EX. onsists of in in binary encoded diagram with 10 e require 4 bits. ate transitions.
M. Dansereau; v.1.0 INTRO. TO COMP. ENG. CHAPTER VIII-11 FINITE STATE MACHINES • State tables also ex • Present state • The present form or with states would • Inputs • Whatever ex • Next state • The next stat • Outputs	STATE TABLES INTRODUCTION press a systems behaviour and c state of the system, typically given S_k . So, a state of S_5 in our state be represented as 0101 since we ternal inputs used to cause the state te, generally in binary encoded for	•STATE DIAGRAMS -STATE DIAGRAM EX. -BIT FLIPPER EX. -PATTERN DETECT EX. onsists of in binary encoded diagram with 10 e require 4 bits. ate transitions. rm.
 M. Dansereau; v.1.0 INTRO. TO COMP. ENG. CHAPTER VIII-11 FINITE STATE MACHINES State tables also ex Present state The present form or with states would Inputs Whatever ex Next state The next stat Outputs Whatever ou 	STATE TABLES INTRODUCTION press a systems behaviour and c state of the system, typically given S_k . So, a state of S_5 in our state be represented as 0101 since we ternal inputs used to cause the state te, generally in binary encoded for tputs, other then the state, for the	•STATE DIAGRAMS -STATE DIAGRAM EX. -BIT FLIPPER EX. -PATTERN DETECT EX. onsists of in in binary encoded diagram with 10 e require 4 bits. ate transitions. rm. system. Note that

R.M. Dansereau; v.1.0

INTRO. TO COMP. ENG. CHAPTER VIII-14 FINITE STATE MACHINES

STATE TABLES PATTERN DETECT EXAMPLE

E (+STATE TABLES -INTRODUCTION -BIT FLIPPER EX. -TRANSLATE DIAGRAM

• If we consider the pattern detection example previously discussed, the following would be the state table.

Prese	nt St P ₁	ate P ₀	Input X	Nex	t Sta N ₁	te N ₀	Output Z
S ₀ or	0	0	0	S ₀ or	0	0	0
$S_0 { m or}$	0	0	1	$S_{1 \mathrm{or}}$	0	1	0
S_1 or	0	1	0	$S_0 \mathrm{or}$	0	0	0
$S_{1 \mathrm{or}}$	0	1	1	$S_2 \mathrm{or}$	1	0	0
S_2 or	1	0	0	S_3 or	1	1	0
$S_{2 \text{ or}}$	1	0	1	$S_2 \mathrm{or}$	1	0	0
S_3 or	1	1	0	$S_0 \mathrm{or}$	0	0	0
$S_3^{}$ or	1	1	1	$S_1 \mathrm{or}$	0	1	1

R.M. Dansereau; v.1.0

INTRO. TO COMP. ENG. CHAPTER VIII-17 FINITE STATE MACHINES

SEQ. CIRCUITS FROM STATE TABLE

•STATE TABLES
 •SEQUENTIAL CIRCUITS
 -INTRODUCTION

- The procedure for developing a logic circuit from a state table is the same as with a regular truth table.
 - Generate Boolean functions for
 - · each external outputs using external inputs and present state bits
 - · each next state bit using external inputs and present state bits
 - Use Boolean algebra, Karnaugh maps, etc. as normal to simplify.
 - Draw a register for each state bit.
 - Draw logic diagram components connecting external outputs to external inputs and outputs of state bit registers (which have the present state).
 - Draw logic diagram components connecting inputs of state bits (for next state) to the external inputs and outputs of state bit registers (which have the present state).

INTRO. TO COMP. ENG. CHAPTER VIII-15 FINITE STATE MACHINES If given a state table, the state diagram can be developed as follows. If given a state table, the state diagram can be developed as follows. Determine the number of states in the table and draw a state circle corresponding to each one. Label the circle with the state name for a Mealy machine. Label the circle with the state name/output for a Moore machine. For each row in the table, identify the present state circle and draw a

• Label the arc with the input/output pair for a Mealy machine.

directed arc to the next state circle.

• Label the arc with the input for a Moore machine.

R.M. Dansereau; v.1.0

R.M. Dansereau; v.1.0



Following the procedure outlined, Boolean functions for the pattern

detector state table can be formed using Karnaugh maps as follows.



R.M. Dansereau; v.1.0



MEALY FINITE STATE MACHINE - EXAMPLE

A serially-transmitted BCD (8421 code) word is to be converted into an Excess-3 code. An Excess-3 code word is obtained by adding 3 to the decimal value and taking the binary equivalent. Excess-3 code is self-complementing [Wakerly, p. 80], i.e. the 9's complement of a code word is obtained by complementing the bits of the word.





MEALY FINITE STATE MACHINE - EXAMPLE (Cont.)

The serial code converter is described by the state transition graph of a Mealy FSM.



- The vertices of the state transition graph of a Mealy machine are labeled with the states.
- The branches are labeled with (1) the input that causes a transition to the indicated next state. and (2) with the output that is asserted in the present state for that input.
- The state transition is synchronized to a clock.
- The state table summarizes the machine's behavior in tabular format.

Copyright 2000, 2003 MD Ciletti 93

DESIGN OF A FINITE STATE MACHINE - EXAMPLE (Cont.)

To design a D-type flip-flop realization of a FSM having the behavior described by a state transition graph, (1) select a state code, (2) encode the state table, (3) develop Boolean equations describing the input of a D-type flip-flop, and (4) using K-maps, optimize the Boolean equations.

Next State/Output Table				
	next state/output input			
state				
	0	1		
S_0	S_1/1	S_2/0		
S_1	S_3/1	S_4/0		
S_2	S_4/0	S_4/1		
S_3	S_5/0	S_5/1		
S_4	S_5/1	S_6/0		
S_5	S_0/0	S_0/1		
S_6	S_0/1	-/-		

St	ate A	ssigm	nent		Encoded Next s				
		q ₀		q ₀				state	ne
q ₂	q ₁	0 1				$\mathbf{q_2} \ \mathbf{q_1} \ \mathbf{q_0}$	q ₂		
0	0	S_0	S_1						
0	1	S 6	S 4				0		
1	0		S 2		S_0	000	00		
	1	0.5.0.2			S_1	001	11		
		5_5	S_3	J	S_2	101	01		
					S_3	111	11		
					S_4	011	11		
					S_5	110	00		

	Encoded Next state/ Output Table				
	state	next	state	output	
	$q_2q_1q_0$	q ₂ ⁺ q ₁ ⁺ q ₀ ⁺ input		input	
		0	1	0	1
S_0	000	001	101	1	0
S_1	001	111	011	1	0
S_2	101	011	011	0	1
S_3	111	110 110 110 010		0	1
S_4	011			1	0
S_5	110	000	000	0	1
S_6	010	000 -		1 -	-
	100	-	-	-	-

Copyright 2000, 2003 MD Ciletti 94

DESIGN OF A FINITE STATE MACHINE - EXAMPLE (Cont.)



Note: We will optimize the equations
individually. In general - this does not
necessarily produce the optimal (area, speed
realization of the logic. We'll address this
when we consider synthesis.

$q_2^{+} = q_1'q_0'B_{in} + q_2'q_0B_{in}' + q_2q_1q_0$
$\overline{q_2^{+}} = \overline{q_1'q_0'B_{in} + q_2'q_0B_{in}' + q_2q_1q_0}$
$\overline{\mathbf{q}_2^+} = \overline{\mathbf{q}_1' \mathbf{q}_0' \mathbf{B}_{in}} \overline{\mathbf{q}_2' \mathbf{q}_0 \mathbf{B}_{in}'} \overline{\mathbf{q}_2 \mathbf{q}_1 \mathbf{q}_0}$
$q_2^{+} = \overline{q_1'q_0'B_{in}} \overline{q_2'q_0B_{in}'} \overline{q_2q_1q_0}$

DESIGN OF A FINITE STATE MACHINE - EXAMPLE (Cont.)

Realization of the sequential BCD-to-Excess-3 code converter (Mealy machine):



Copyright 2000, 2003 MD Ciletti 96

DESIGN OF A FINITE STATE MACHINE - EXAMPLE (Cont.)

Simulation results for Mealy machine:



Note: s3 = 111₂