

Curriculum Vitae

Dr. Sung Kyu Lim
Motorola Solutions Foundation Professor
School of Electrical and Computer Engineering
Georgia Institute of Technology
IEEE Fellow

1 Career Highlights

1.1 Research

1. Donald O. Pederson Best Paper Award, IEEE Transactions on Computer-Aided Design (2022). The flagship journal in Electronic Design Automation (EDA).
2. Best Paper Award, ACM Design Automation Conference (2023). Out of 1,157 submissions. The flagship conference in Electronic Design Automation (EDA).

1.2 Teaching

1. Undergrad teaching: “ECE2020: Introduction to Computer Engineering” at Georgia Tech
 - Required class for freshmen at the School of Electrical and Computer Engineering
 - I received the Class of 1940 Course Survey Teaching Effectiveness Award five times (2016, 2018, 2019, 2020, 2022), the institute-level annual teaching award based on student course survey.
 - Average teaching rate over 46 offerings: 4.76 out of 5.0.
2. Graduate teaching: “ECE6133: Physical Design Automation of VLSI Systems” at Georgia Tech
 - Developed in 2001 and taught annually at Georgia Tech. The course has not been offered since Fall 2022 due to my appointment at DARPA.
 - World’s largest graduate-level course solely devoted to Physical Design Automation.
 - Registered students total during the last 3 offerings: Spring 2019 (76), Spring 2021 (60 during COVID), Spring 2022 (84). Photos available at the course website: <https://limsk.ece.gatech.edu/course/ece6133>
 - Average teaching rate over 19 offerings: 4.8 out of 5.0.

1.3 Positions and Recognition

1. Dan Fielder Professor, School of Electrical and Computer Engineering, Georgia Institute of Technology (2014 – 2019)
2. Motorola Solutions Foundation Professor, School of Electrical and Computer Engineering, Georgia Institute of Technology (2022 – 2027)
3. IEEE Fellow for “contributions to electronic design automation and tradeoff for 3-dimensional integrated circuits,” (2023 – present)
4. Program Manager, Microsystems Technology Office (MTO), Defense Advanced Research Projects Agency (DARPA) (2022 – 2024). Recruited to build and manage Electronic Design Automation (EDA) programs.

2 Earned Degrees

1. BS: University of California at Los Angeles, Computer Science Department (1994)
2. MS: University of California at Los Angeles, Computer Science Department (1997)
3. PhD: University of California at Los Angeles, Computer Science Department (2000)

3 Employment

1. Graduate Research Assistant, UCLA VLSI CAD Lab (September 1995 – June 2000)
2. Post Doctoral Scholar, UCLA VLSI CAD Lab (September 2000 – June 2001)
3. Assistant Professor, School of Electrical and Computer Engineering, Georgia Institute of Technology (August 2001 – July 2007)
4. Associate Professor, School of Electrical and Computer Engineering, Georgia Institute of Technology (August 2007 – July 2013)
5. Professor, School of Electrical and Computer Engineering, Georgia Institute of Technology (August 2013 – current)
6. Dan Fielder Professor, School of Electrical and Computer Engineering, Georgia Institute of Technology (July 2014 – June 2019)
7. Motorola Solutions Foundation Professor, School of Electrical and Computer Engineering, Georgia Institute of Technology (April 2022 – March 2027)
8. Program Manager, Microsystems Technology Office (MTO), Defense Advanced Research Projects Agency (DARPA) (August 2022 – July 2024)

Other Appointments

1. Senior Engineer, Aplus Design Technologies, Inc. (June 2000 – June 2001)
2. Visiting Scholar, School of Electrical Engineering and Computer Science, Seoul National University (Summer 2001)
3. Instructor, Department of Electrical Engineering, Korean Advanced Institute of Science and Technology (KAIST), (Summer 2007)
4. Instructor, Department of Computer Science, Korea University (Summer 2007, Summer 2008, Summer 2009, Summer 2010)
5. Visiting Professor, Corporate Research and Development, Qualcomm Inc, San Diego (Summer 2014)
6. Visiting Professor, System LSI, Samsung Electronics, Hwasung, South Korea (Summer 2021)

4 Teaching

4.1 Individual Student Guidance

4.1.1 Graduated PhD Students

1. Mongkol Ekpanyapong, “Microarchitecture-Aware Physical Planning for Deep Submicron Technology,” 2005. Tenure-track faculty at the Asian Institute of Technology, Thailand.
2. Jacob Minz, “Physical Design Automation for System-on-Packages (SOP) and 3D-ICs,” 2006. Synopsys.

3. Ismail Faik Baskaya, "Physical Synthesis for Field Programmable Analog Array," 2009. Tenure-track faculty at Bogazici University, Turkey.
4. Michael Healy, "Physical Design For Performance and Thermal and Power-Supply Reliability in Modern 2D And 3D Microarchitectures," 2010. IBM T. J. Watson Research Center.
5. Dae Hyun Kim, "TSV-aware System-level Prediction and Physical Design for Multi-granularity 3D ICs," 2012. Tenure-track faculty at the Washington State University, USA.
6. Krit Athikulwongse, "Placement for Fast and Reliable Through-Silicon Via (TSV) Based 3D-IC Layouts," 2012. The National Electronics and Computer Technology Center, Thailand.
7. Xin Zhao, "Reliable Clock and Power Delivery Network Design for 3D ICs," 2012. IBM.
8. Young Joon Lee, "CAD Methodologies for Low Power and Reliable 3D ICs," 2013. Google.
9. Moongon Jung, "Low Power and Reliable Design Methodologies for 3D ICs," 2014. Intel.
10. Shreepad Panth, "Physical Design Methodologies for Monolithic 3D ICs," 2015. Intel.
11. Taigon Song, "Chip/Package Co-design Methodologies for Reliable 3D ICs," 2015. Tenure-track faculty at Kyungbook National University.
12. Yarui Peng, "CAD Tools and Methodologies for Reliable 3D IC Design, Analysis, and Optimization," 2016. Tenure-track faculty at the University of Arkansas, USA.
13. Sandeep Samal, "Design Challenges and CAD Solutions for Low Power and Reliable Monolithic 3D ICs," 2017. Intel.
14. Kyungwook Chang, "Design and Tool Solutions for Energy-Efficient Reliable Monolithic 3D ICs," 2019. Tenure-track faculty at Sungkyunkwan (SKK) University.
15. Bon Woong Ku, "Physical Design Solutions For 3D ICs and their Neuromorphic Applications," 2019. Synopsys.
16. Anthony Agnesina, "Electronic Design Automation for High-Performance and Reliable 3D Memory Cubes and Processors," 2022. NVIDIA.
17. Jinwoo Kim, "Electronic Design Automation Solutions and Design Tradeoffs for Emerging Heterogeneous 2.5D and 3D ICs," 2022. Intel.
18. Sai Pentapati, "Electronic Design Automation Tools and Design Study for Heterogeneous Monolithic 3D Integrated Circuits," 2022. Intel.
19. Yi-Chen Lu, "Machine Learning in Physical Design for 2D and 3D Integrated Circuits," 2023. Apple.
20. Da Eun Shim, "Exploration, Modeling and Optimization of Advanced Interconnects: Solutions to Node Scaling Challenges," 2023. Intel. (co-advised with Prof. Azad Naeemi)
21. Lingjun Zhu, "Power Delivery and Thermal-Aware Electronic Design Automation Solutions for High-Performance 3D ICs," 2023. Apple.
22. Gauthaman Murali, "Design Methodologies of 2.5D and 3D Near-memory and In-memory Compute ML Accelerators," 2023. Intel.
23. Pruek Vanna-iampikul, "Design Algorithms and Methodologies for Heterogeneous 2.5D and 3D Integrated Circuits," 2024. Burapha University, Thailand.

4.1.2 Current PhD Students

1. Hao-Hsiang Hsiao
2. Yen-Hsiang Huang
3. Hang Yang (co-advised with Prof. Callie Hao)
4. Amaan Rahman
5. Jiawei Hu
6. Junyoung Hwang
7. Min Gyu Park
8. Seungmin Woo
9. Sungwoo Jung
10. Zheng Yang
11. Jae Hyung Ju
12. Yuan-Hsiang Lu
13. Cheng-Yu Tsai
14. Juyeop Baek
15. Karthic Palaniappan

4.1.3 Graduated MS Students (Thesis Option)

1. Ramprasad Ravichandran, "Placement for Quantum Cell Automata-based Circuits," 2005.
2. Hemant Sane, "Power Supply Noise Analysis For 3D ICs Using Through-Silicon-Vias," 2010.
3. Neela Lohith, "Monolithic 3D Integration of Asynchronous Systems," 2014.
4. Mohit Pathak, "Performance and Reliability-aware Physical Design for 3D IC and Package," 2014.
5. Rakesh Perumal, "Power and Performance Optimization of Negative Capacitance Transistor Circuits," 2018.
6. Nesara Bethur, "A Methodology for Back-side Clock Delivery Network Design Compatible with Commercial EDA Flows," 2023.
7. Sandra Shaji, "3nm Nanosheet FET vs. FinFET Comparison and Optimization with device/circuit co-design framework," 2023.
8. Aditya Iyer, "A Physical Design Framework for Creating Fine-Grained Multi-Tier SRAM Arrays," 2024.

4.2 Other Teaching Activities

4.2.1 New Graduate Course Development

Physical Design Automation of VLSI Systems: This course was offered in Summer 2002, Fall 2003, and Spring 2005 as a special topics course and became a permanent graduate course (ECE6133) in the School of Electrical and Computer Engineering.

- Description: The objective of physical design automation is to transform a structural representation of a VLSI system into a layout representation so that the resulting layout satisfies topological, geometric, timing, and power-consumption constraints of the design. This course focuses on various design automation problems in the physical design process of VLSI circuits, including: logic partitioning, floorplanning, global routing, detailed routing, compaction, and performance-driven layout. In addition, the discussion of a number of important optimization techniques, such as network flow, Steiner tree, scheduling, simulated annealing, generic algorithm, and linear/convex programming are included.
- Motivation: A significant portion of today's VLSI chips is designed with automatic layout generation tools. This is the first course ever offered at the Georgia Institute of Technology that teaches VLSI layout automation.

5 Scholarly Accomplishments

5.1 Published Books

1. Sung Kyu Lim, "Practical Problems in VLSI Physical Design Automation," Springer, July 2008. (ISBN 978-1-4020-6626-9)
2. Sung Kyu Lim, "Design for High Performance, Low Power, and Reliable 3D Integrated Circuits," Springer, December 2012. (ISBN 978-1-4419-9541-4)

5.2 Book Chapters

1. Sung Kyu Lim and Mike Niemier, "Partitioning and Placement for Buildable QCA Circuits," in *Nano, Quantum and Molecular Computing: Implications to High Level Design and Validation*, edited by Sandeep Shukla and Iris Bahar, Springer, pp 295-316, June 2004. (ISBN 978-1-4020-8067-8)
2. Young-Joon Lee, Michael Healy, and Sung Kyu Lim, "Co-optimization of Power, Thermal, and Signal Interconnect for 3D ICs," in *Three Dimensional System Integration: IC Stacking Process and Design*, edited by Antonis Papanikolaou, Dimitrios Soudris and Riko Radojic, Springer, 2010. (ISBN 978-1-4419-0961-9)
3. Dae Hyun Kim and Sung Kyu Limm, "Impact of TSV and Device Scaling on the Quality of 3D ICs," in *More than Moore Technologies for Next Generation Computer Design*, edited by Rasit Topaloglu, Springer, 2015 (ISBN 978-1-4939-2163-8).
4. Sandeep Samal and Sung Kyu Lim, "Ultra-low Power Processor Design with 3D IC Operating at Sub/Near-threshold Voltages," in *CISS: Nano Devices and Circuit Techniques for Low-Energy Applications and Energy Harvesting*, edited by Chong-Min Kyung, Springer, 2015 (ISBN 978-9-4017-9990-4)
5. Sung Kyu Lim, "3D Interconnect Extraction," in *Physical Design for 3D Integrated Circuits*, edited by Aida Todri-Sanial and Chuan Seng Tan, CRC Press, 2015. (ISBN 978-1-4987-1036-7)
6. Sung Kyu Lim and Yiyu Shi, "Design Challenges and Solutions for Monolithic 3D ICs," in *Physical Design for 3D Integrated Circuits*, edited by Aida Todri-Sanial and Chuan Seng Tan, CRC Press, 2015. (ISBN 978-1-4987-1036-7)
7. Sung Kyu Lim, "Physical Design for 3D ICs," in *Electronic Design Automation for Integrated Circuits Handbook*, edited by Luciano Lavagno, Grant Martin, and Igor Markov, CRC Press, 2016. (ISBN 978-1-4822-5460-0)
8. Sandeep Samal and Sung Kyu Lim, "Design and CAD Solutions for Cooling and Power Delivery for Monolithic 3D-ICs," in *Handbook of 3D Integration, Volume 4: Design, Test, and Thermal Management*, edited by Paul Franzon, et al, Wiley-VCH, 2019. (ISBN 978-3-5273-3855-9).
9. Anthony Agnesina, Yi-Chen Lu, and Sung Kyu Lim, "Circuit Optimization for 2D and 3D ICs with Machine Learning," in *Machine Learning Applications in Electronic Design Automation*, edited by Haoxing Ren and Jiang Hu, Springer, 2023. (ISBN 978-3-031-13073-1).

10. Kyungwook Chang and Sung Kyu Lim, "Design and Tool Solutions for Monolithic Three-Dimensional Integrated Circuits," in Handbook of Computer Architecture, Springer, 2024. (ISBN 978-981-15-6401-7).

5.3 Refereed Publications

5.3.1 Refereed Journal Publications

1. Jason Cong and Sung Kyu Lim, "Edge Separability based Circuit Clustering With Application to Multi-level Circuit Partitioning," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 23, No. 3, pp. 346-357, 2004.
2. Jason Cong and Sung Kyu Lim, "Retiming-based Timing Analysis With An Application to Mincut-based Global Placement," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 23, No. 12, pp. 1684-1692, 2004.
3. Ramprasad Ravichandran, Sung Kyu Lim, and Michael Niemier, "Automatic Cell Placement for Quantum-dot Cellular Automata," *Integration, the VLSI Journal*, Vol. 38, No. 3, pp. 541-548, 2005.
4. Sung Kyu Lim, Ramprasad Ravichandran, and Mike Niemier, "Partitioning and Placement for Buildable QCA Circuits," *ACM Journal on Emerging Technologies in Computing Systems*, Vol. 1, No. 1, pp. 50-72, 2005.
5. Sung Kyu Lim, "Physical Design for 3D System-On-Package: Challenges and Opportunities," *IEEE Design & Test of Computers*, Vol. 22, No. 6, pp. 532-539, 2005.
6. Peter Sassone and Sung Kyu Lim, "Traffic: A Novel Geometric Algorithm For Fast Wire-Optimized Floorplanning," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 25, No. 6, pp. 1075-1086, 2006.
7. Mongkol Ekpanyapong, Jacob Minz, Thaisiri Watwai, Hsien-Hsin S. Lee, and Sung Kyu Lim, "Profile-Guided Microarchitectural Floorplanning for Deep Submicron Processor Design," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 25, No. 7, pp. 1289-1300, 2006.
8. Eric Wong, Jacob Minz, and Sung Kyu Lim, "Thermal and Power Integrity-aware Module Placement For 3D System-On-Package," *IEEE Transactions on Very Large Scale Integration Systems*, Vol. 14, No. 5, pp. 553-557, 2006.
9. Faik Baskaya, Sasank Reddy, Sung Kyu Lim, and David Anderson, "Placement for Large-Scale Floating Gate Field-Programmable Analog Arrays," *IEEE Transactions on Very Large Scale Integration Systems*, Vol. 14, No. 8, pp. 906-910, 2006.
10. Jacob Minz, Eric Wong, Mohit Pathak, and Sung Kyu Lim, "Placement and Routing for 3D System-On-Package Designs," *IEEE Transactions on Components and Packaging Technologies*, Vol. 29, No. 3, pp. 644-657, 2006.
11. Jacob Minz and Sung Kyu Lim, "Block-level 3D Global Routing With an Application to 3D Packaging," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 25, No. 10, pp. 2248-2257, 2006.
12. Wook-Jin Chung, Brian Smith, and Sung Kyu Lim, "Node Duplication and Routing Algorithms for Quantum-dot Cellular Automata Circuit," *IEE Proceedings on Circuits, Devices & Systems*, Vol. 153, No. 5, pp. 497-505, 2006.
13. Mongkol Ekpanyapong, Michael Healy, and Sung Kyu Lim, "Profile-Driven Instruction Mapping for Dataflow Architectures," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 25, No. 12, pp. 3017-3025, 2006.
14. Michael Healy, Mario Vittes, Mongkol Ekpanyapong, Sung Kyu Lim, Hsien-Hsin S. Lee, and Gabriel H. Loh, "Multi-Objective Microarchitectural Floorplanning For 2D And 3D Stacked ICs," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 26, No. 1, pp. 38-52, 2007.

15. Jacob Minz, Somaskanda Thyagaraja, and Sung Kyu Lim, "Optical Routing for 3D System-On-Package," *IEEE Transactions on Components and Packaging Technologies*, Vol. 30, No. 4, pp. 805-812, 2007.
16. Eric Wong, Jacob Minz, and Sung Kyu Lim, "Decoupling Capacitor Planning and Sizing for Noise and Leakage Reduction," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 26, No. 11, pp. 2023-2034, 2007.
17. Faik Baskaya, David V. Anderson, and Sung Kyu Lim, "Net Sensitivity Based Optimization of Large-scale Field Programmable Analog Array (FPAA) Placement and Routing," *IEEE Transactions on Circuits and Systems II*, Vol. 56, No. 7, pp. 565-569, 2009.
18. Mohit Pathak and Sung Kyu Lim, "Performance and Thermal-aware Steiner Routing for 3D Stacked ICs," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 28, No. 9, pp. 1373-1386, 2009.
19. Yoon Jo Kim, Yogendra K. Joshi, Andrei G. Fedorov, Young-Joon Lee, and Sung Kyu Lim, "Thermal Characterization of Interlayer Microfluidic Cooling of Three-Dimensional IC with Non-Uniform Heat Flux," *ASME Journal of Heat Transfer*, Vol. 132(4), pp. 1-9, 2010.
20. Muhammad Bashir, Linda Milor, Dae Hyun Kim, and Sung Kyu Lim, "Methodology to Determine the Impact of Linewidth Variation on Chip Scale Copper/Low-k Backend Dielectric Breakdown," *Elsevier Microelectronics Reliability*, Vol. 50, Issue 9-11, pp. 1341-1346, 2010.
21. Dae Hyun Kim, Saibal Mukhopadhyay, and Sung Kyu Lim, "Fast and Accurate Analytical Modeling of Through-Silicon-Via Capacitive Coupling," *IEEE Transactions on Components, Packaging, and Manufacturing Technology*, Vol. 1, No. 2, pp. 168-180, 2011.
22. Xin Zhao, Jacob Minz, and Sung Kyu Lim, "Low-Power and Reliable Clock Network Design for Through Silicon Via based 3D ICs," *IEEE Transactions on Components, Packaging, and Manufacturing Technology*, Vol. 1, No. 2, pp. 247-259, 2011.
23. Xin Zhao, Dean L. Lewis, Hsien-Hsin S. Lee, and Sung Kyu Lim, "Low-Power Clock Tree Design for Pre-Bond Testing of 3D Stacked ICs," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 30, No. 5, pp. 732-745, 2011.
24. Jeremy Tolbert, Xin Zhao, Sung Kyu Lim, and Saibal Mukhopadhyay, "Analysis and Design of Energy and Slew Aware Subthreshold Clock Systems," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 30, No. 9, pp. 1349-1358, 2011.
25. Muhammad Bashir, Linda Milor, Dae Hyun Kim, and Sung Kyu Lim, "Impact of Irregular Geometries on Low-k Dielectric Breakdown," *Microelectronics Reliability*, Vol. 51, No. 9-11, pp. 1582-1586, 2011.
26. Michael Healy, Fayez Mohamood, Hsien-Hsin S. Lee, and Sung Kyu Lim, "Integrated Microarchitectural Floorplanning and Runtime Controller for Inductive Noise Mitigation," *ACM Transactions on Design Automation of Electronic Systems*, Vol. 14, No. 4, pp. 1-25, 2011.
27. Young-Joon Lee and Sung Kyu Lim, "Co-Optimization and Analysis of Signal, Power, and Thermal Interconnects in 3D ICs," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 30, No. 11, pp. 1635-1648, 2011.
28. Minki Cho, Chang Liu, Dae Hyun Kim, Sung Kyu Lim, and Saibal Mukhopadhyay, "Pre-bond and Post-bond Test and Signal Recovery Structure to Characterize and Repair TSV Defect Induced Signal Degradation in 3D System," *IEEE Transactions on Components, Packaging, and Manufacturing Technology*, Vol. 1, No. 11, pp. 1718-1727, 2011.
29. Mohit Pathak and Sung Kyu Lim, "Fast Layout Generation of RF Embedded Passive Circuits Using Mathematical Programming," *IEEE Transactions on Components, Packaging, and Manufacturing Technology*, Vol. 2, No. 1, pp. 32-45, 2012.

30. Michael B. Healy and Sung Kyu Lim, "Distributed TSV Topology for 3D Power-Supply Networks," *IEEE Transactions on Very Large Scale Integration Systems*, Vol. 20, No. 11, pp. 2066-2079, 2012.
31. Moongon Jung, Joydeep Mitra, David Pan, and Sung Kyu Lim, "TSV Stress-aware Full-Chip Mechanical Reliability Analysis and Optimization for 3D IC," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 31, No. 8, pp. 1194-1207, 2012.
32. Xin Zhao, Jeremy Tolbert, Saibal Mukhopadhyay, and Sung Kyu Lim, "Variation-aware Clock Network Design Methodology for Ultra-Low Voltage (ULV) Circuits," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 31, No. 8, pp. 1222-1234, 2012.
33. Dae Hyun Kim and Sung Kyu Lim, "Design Quality Trade-off Studies for 3D ICs Built with Sub-micron TSVs and Future Devices," *IEEE Journal on Emerging and Selected Topics in Circuits and Systems*, Vol. 2, No. 2, pp. 240-248, 2012.
34. Chang-Chih Chen, Fahad Ahmed, Dae Hyun Kim, Sung Kyu Lim, and Linda Milor, "Backend Dielectric Reliability Simulator For Microprocessor System," *Microelectronics Reliability*, Vol. 52, Issue 9-10, pp. 1953-1959, 2012.
35. Dae Hyun Kim, Krit Athikulwongse, and Sung Kyu Lim, "A Study of Through-Silicon-Via Impact on the 3D Stacked IC Layout," *IEEE Transactions on Very Large Scale Integration Systems*, Vol. 21, No. 5, pp. 862-874, 2013.
36. Junghye Lee, Chryostomos Nicopoulos, Hyung Gyu Lee, Shreepad Panth, Sung Kyu Lim, and Jongman Kim, "IsoNet: Hardware-based Job Queue Management for Manycore Architectures," *IEEE Transactions on Very Large Scale Integration Systems*, Vol. 21, No. 6, pp. 1080-1093, 2013.
37. Krit Athikulwongse, Jae-Seok Yang, David Z. Pan, and Sung Kyu Lim, "Impact of Mechanical Stress on the Full Chip Timing for TSV-based 3D ICs," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 32, No. 6, pp. 905-917, 2013.
38. Kwanyeob Chae, Xin Zhao, Sung Kyu Lim, and Saibal Mukhopadhyay, "Tier-Adaptive-Body-Biasing: A Post-Silicon Tuning Method to Minimize Clock Skew Variations in 3D ICs," *IEEE Transactions on Components, Packaging, and Manufacturing Technology*, Vol. 3, No. 10, pp. 1720-1730, 2013.
39. Moongon Jung, David Z. Pan, and Sung Kyu Lim, "Chip/Package Mechanical Stress Impact on 3D IC Reliability and Mobility Variations," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 32, No. 11, pp. 1694-1707, 2013.
40. Sai Manoj, Hao Yu, Yang Shang, Chuan Seng Tan, and Sung Kyu Lim, "Reliable 3D Clock-tree Synthesis Considering Nonlinear Capacitive TSV Model with Electrical-thermal-mechanical Coupling," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 32, No. 11, pp. 1734-1747, 2013.
41. Young-Joon Lee and Sung Kyu Lim, "Ultra High Density Logic Designs using Monolithic 3D Integration," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 32, No. 12, pp. 1892-1905, 2013.
42. Moongon Jung, Joydeep Mitra, David Z. Pan, and Sung Kyu Lim, "Full-Chip Mechanical Reliability Analysis and Optimization for 3D ICs," *Communications of the ACM*, Vol. 57, No. 1, pp. 107-115, 2014. **RESEARCH HIGHLIGHT.**
43. Xin Zhao, Michael Scheuermann, and Sung Kyu Lim, "Analysis and Modeling of DC Current Crowding for TSV-Based 3-D Connections and Power Integrity," *IEEE Transactions on Components, Packaging, and Manufacturing Technology*, Vol. 4, No. 1, pp. 123-133, 2014.
44. Muhammad Bashir, Chang-Chih Chen, Linda Milor, Dae Hyun Kim, and Sung Kyu Lim, "Backend Dielectric Reliability Full Chip Simulator," *IEEE Transactions on Very Large Scale Integration Systems*, Vol. 22, No. 8, pp. 1750-1762, 2014.

45. Krit Athikulwongse, Mongkol Ekpanyapong, and Sung Kyu Lim, "Exploiting Die-to-Die Thermal Coupling in 3D IC Placement," *IEEE Transactions on Very Large Scale Integration Systems*, Vol. 22, No. 10, pp. 2145-2155, 2014.
46. Sung Kyu Lim, "Research Needs for TSV-Based 3D IC Architectural Floorplanning," *Journal of Information and Communication Convergence Engineering*, Vol. 12, No. 1, pp. 46-52, 2014.
47. Dae Hyun Kim, Saibal Mukhopadhyay, and Sung Kyu Lim, "TSV-Aware Interconnect Distribution Models for Prediction of Delay and Power Consumption of 3D Stacked ICs," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 33, No. 9, pp. 1384-1395, 2014.
48. Shreepad Panth, Sandeep Samal, Yun Seop Yu, and Sung Kyu Lim, "Design Challenges and Solutions for Ultra-High-Density Monolithic 3D ICs," *Journal of Information and Communication Convergence Engineering*, Vol. 12, No. 3, pp. 186-192, 2014.
49. Yarui Peng, Taigon Song, Dusan Petranovic, and Sung Kyu Lim, "Silicon Effect-aware Full-chip Extraction and Mitigation of TSV-to-TSV Coupling," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 33, No. 12, pp. 1900-1913, 2014.
50. Jiwoo Pak, Sung Kyu Lim, and David Z. Pan, "Electromigration Study for Multi-scale Power/Ground Vias in TSV-based 3D ICs," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 33, No. 12, pp. 46-52, 2014.
51. Brandon Noia, Shreepad Panth, Krishnendu Chakrabarty, and Sung Kyu Lim, "Scan Test of Die Logic in 3D ICs Using TSV Probing," *IEEE Transactions on Very Large Scale Integration Systems*, Vol. 23, No. 2, pp. 317-330, 2015.
52. Dae Hyun Kim, Krit Athikulwongse, Michael B. Healy, Mohammad M. Hossain, Moongon Jung, Ilya Khorosh, Gokul Kumar, Young-Joon Lee, Dean L. Lewis, Tzu-Wei Lin, Chang Liu, Shreepad Panth, Mohit Pathak, Minzhen Ren, Guan hao Shen, Taigon Song, Dong Hyuk Woo, Xin Zhao, Joungho Kim, Ho Choi, Gabriel H. Loh, Hsien-Hsin S. Lee, and Sung Kyu Lim, "Design and Analysis of 3D-MAPS (3D Massively Parallel Processor with Stacked Memory)," *IEEE Transactions on Computers*, Vol. 64, No. 1, pp. 112-125, 2015.
53. Shreepad Panth, Kambiz Samadi, Yang Du, and Sung Kyu Lim, "Placement-Driven Partitioning for Congestion Mitigation in Monolithic 3D IC Designs," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 34, No. 4, pp. 540-553, 2015.
54. Ahmet Ceyhan, Moongon Jung, Shreepad Panth, Sung Kyu Lim, and Azad Naeemi, "Evaluating Chip-Level Impact of Cu/low-k Performance Degradation on Circuit Performance at Future Technology Nodes," *IEEE Transactions on Electron Devices*, Vol. 62, No. 3, pp. 940-946, 2015.
55. Sandeep Samal, Yarui Peng, Mohit Pathak, and Sung Kyu Lim, "Ultra-Low Power Circuit Design with Sub/Near-Threshold 3D IC Technologies," *IEEE Transactions on Components, Packaging, and Manufacturing Technology*, Vol. 5, No. 7, pp. 980 - 990, 2015.
56. Dae Hyun Kim and Sung Kyu Lim, "Design and CAD Tools for 3-D Integrated Circuits: Challenges and Opportunities," *IEEE Design and Test*, Vol. 32, No. 4, pp. 8-22, 2015.
57. Yarui Peng, Dusan Petranovic, and Sung Kyu Lim, "Multi-TSV and E-Field Sharing Aware Full-chip Extraction and Mitigation of TSV-to-wire Coupling," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 34, No. 12, pp. 1964-1976, 2015.
58. Moongon Jung, Taigon Song, Yarui Peng, and Sung Kyu Lim, "Fine-Grained 3D IC Partitioning Study with A Multi-core Processor," *IEEE Transactions on Components, Packaging, and Manufacturing Technology*, Vol. 5, No. 10, pp. 1393-1491, 2015.
59. Taigon Song and Sung Kyu Lim, "Full-Chip Power/Performance Benefits of Carbon Nanotube-Based Circuits," *Journal of Information and Communication Convergence Engineering*, Vol. 13, No. 3, pp. 180-188, 2015.

60. Taigon Song and Sung Kyu Lim, "Die-to-Die Parasitic Extraction Targeting Face-to-Face Bonded 3D ICs," *Journal of Information and Communication Convergence Engineering*, Vol. 13, No. 3, pp. 172-179, 2015.
61. Taigon Song, Chang Liu, Yarui Peng, and Sung Kyu Lim, "Full-Chip Signal Integrity Analysis and Optimization of 3D ICs," *IEEE Transactions on Very Large Scale Integration Systems*, Vol. 5, No. 10, pp. 1393-1491, 2016.
62. Hourieh Attarzadeha, Sung Kyu Lim, and Trond Ytterdala, "Design and Analysis of a Stochastic Flash Analog-to-Digital Converter in 3D IC Technology for Integration with Ultrasound Transducer Array," *Elsevier Microelectronics Journal*, Vol. 48, No. 2, pp. 39-49, 2016.
63. Shreepad Panth and Sung Kyu Lim, "Probe-Pad Placement for Pre-Bond Test of 3D ICs," *IEEE Transactions on Components, Packaging, and Manufacturing Technology*, Vol. 6, No. 4, pp. 637-644, 2016.
64. Sandeep Samal, Shreepad Panth, Kambiz Samadi, Mehdi Saeidi, Yang Du, and Sung Kyu Lim, "Adaptive Regression-based Thermal Modeling and Optimization for Monolithic 3D ICs," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 35, No. 10, pp. 1707-1720, 2016.
65. Young-Ho Gong, Jae Min Kim, Sung Kyu Lim, and Sung Woo Chung, "Exploration of Temperature-aware Refresh Schemes for 3D Stacked eDRAM Caches," *Elsevier Microprocessors and Microsystems*, Vol. 42, No. 5, pp. 100-112, 2016.
66. Taigon Song, Shreepad Panth, Yoo-Jin Chae, and Sung Kyu Lim, "More Power Reduction with 3-Tier Logic-on-Logic 3D ICs," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 35, No. 12, pp. 2056 - 2067, 2016.
67. Lalinthip Tangjittawechai, Mongkol Ekpanyapong, Thaisiri Watwai, Krit Athikulwongse, Sung Kyu Lim, and Adriano Tavares, "Fast Bidirectional Shortest Path on GPU," *IEICE Electronics Express*, Vol. 13, No. 6 pp. 1-10, 2016.
68. Yun Seop Yu, Shreepad Panth, and Sung Kyu Lim, "Electrical Coupling of Monolithic 3D Inverters," *IEEE Transactions on Electron Devices*, Vol. 63, No. 8, pp. 3346-3349, 2016.
69. Yun Seop Yu and Sung Kyu Lim, "Device Coupling Effects of Monolithic 3D Inverters," *Journal of Information and Communication Convergence Engineering*, Vol. 14, No 1, pp 40-44, 2016.
70. Sandeep Kumar Samal, Guoqing Chen, and Sung Kyu Lim, "Machine Learning Based Variation Modeling and Optimization for 3D ICs," *Journal of Information and Communication Convergence Engineering*, Vol. 14, No 4, pp 258-267, 2016.
71. Sandeep Samal, Kambiz Samadi, Pratyush Kamal, Yang Du, and Sung Kyu Lim, "Full Chip Impact Study of Power Delivery Network Designs in Gate-Level Monolithic 3D ICs," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 36, No. 6, pp. 992-1003, 2017.
72. Shreepad Panth, Kambiz Samadi, Yang Du, and Sung Kyu Lim, "Tier Degradation of Monolithic 3D ICs: A Power Performance Study at Different Technology Nodes," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 36, No. 8, pp. 1265 - 1273, 2017.
73. Shreepad Panth, Kambiz Samadi, Yang Du, and Sung Kyu Lim, "Shrunk-2D: A Physical Design Methodology to Build Commercial-Quality Monolithic 3D ICs," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 36, No. 10, pp. 1716-1724, 2017.
74. Yarui Peng, Taigon Song, Dusan Petranovic, and Sung Kyu Lim, "Parasitic Extraction for Heterogenous Face-to-Face Bonded 3D ICs," *IEEE Transactions on Components, Packaging, and Manufacturing Technology*, Vol. 7, No. 6, pp. 912-924, 2017.
75. Tiantao Lu, Caleb Serafy, Zhiyuan Yang, Sandeep Samal, Sung Kyu Lim, and Ankur Srivastava, "TSV-based 3D ICs: Design Methods and Tools," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 36, No. 10, pp. 1593-1619, 2017. **KEYNOTE PAPER.**

76. Moongon Jung, Taigon Song, Yarui Peng, and Sung Kyu Lim, "Design Methodologies for Low Power 3D ICs with Advanced Tier Partitioning," *IEEE Transactions on Very Large Scale Integration Systems*, Vol. 25, No. 7, pp. 2109-2117, 2017.
77. Seung-Ho Ok, Yong-Hwan Lee, Jae Hoon Shim, Sung Kyu Lim, and Byungin Moon, "The Impact of 3D Stacking and Technology Scaling on Stereo Matching Processors," *Sensors*, Vol. 17, No. 2, 2017.
78. Kyungwook Chang, Kartik Acharya, Saurabh Sinha, Brian Cline, Greg Yeric, and Sung Kyu Lim, "Impact and Design Guideline of Monolithic 3D IC at the 7nm Technology Node," *IEEE Transactions on Very Large Scale Integration Systems*, Vol. 25, No. 7, pp. 2118-2129, 2017.
79. Sandeep Samal, Guoqing Chen, and Sung Kyu Lim, "Improving Performance Under Process and Voltage Variations in Near-Threshold Computing Using 3D ICs," *ACM Journal on Emerging Technologies in Computing Systems*.
80. Can Rao, Tongqing Wang, Yarui Peng, Jie Cheng, Yuhong Liu, Sung Kyu Lim, and Xinchun Lu, "Residual Stress and Pop-Out Simulation for TSVs and Contacts in Via-Middle Processing," *IEEE Transactions on Semiconductor Manufacturing*, Vol. 30, No. 2, pp. 143-154, 2017.
81. Sung Kyu Lim, "Bringing 3D ICs to Aerospace: Needs for Design Tools and Methodologies," *Journal of Information and Communication Convergence Engineering*, Vol. 12, No. 2, pp. 117-122, 2017.
82. Yarui Peng, Dusan Petranovic, Kambiz Samadi, Pratyush Kamal, Yang Du, and Sung Kyu Lim, "Inter-die Coupling Extraction and Physical Design Optimization for Face-to-Face 3D ICs," *IEEE Transactions on Nanotechnology*, Vol. 17, No. 4, pp. 634-644, 2018.
83. Kyungwook Chang, Deepak Kadetotad, Yu Cao, Jae-Sun Seo, and Sung-Kyu Lim, "Power, Performance, and Area Benefit of Monolithic 3D ICs for On-Chip Deep Neural Networks Targeting Speech Recognition," *ACM Journal on Emerging Technologies in Computing Systems*, Vol. 14, No. 4, Article 42, 2018.
84. Tianchen Wang, Sandeep Samal, Sung Kyu Lim, and Yiyu Shi, "Entropy Production Based Full-Chip Fatigue Analysis: From Theory to Mobile Applications," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, Vol. 38, No. 1, pp. 84-95, 2019.
85. Tae Jun Ahn, Rakesh Perumal, Sung Kyu Lim, and Yun Seop Yu, "Parameter Extraction and Power/Performance Analysis of Monolithic 3D Inverter (M3INV)," *IEEE Transactions on Electron Devices*, Vol. 66, No. 2, pp. 1006-1011, 2019.
86. Kyungwook Chang, Shidhartha Das, Saurabh Sinha, Brian Cline, Greg Yeric, and Sung Kyu Lim, "System-Level Power Delivery Network Analysis and Optimization for Monolithic 3D ICs," *IEEE Transactions on Very Large Scale Integration Systems*, Vol. 27, No. 4, pp. 888-898, 2019.
87. Tae Jun Ahn, Bum Ho Choi, Sung Kyu Lim, and Yun Seop Yu, "Electrical Coupling and Simulation of Monolithic 3D Logic Circuits and Static Random Access Memory," *Micromachines*, Vol. 10, No. 637, 2019.
88. Sai Pentapati, Lingjun Zhu, Lennart Bamberg, Da Eun Shim, Alberto Garcia-Ortiz, and Sung Kyu Lim, "A Logic-on-Memory Processor-System Design with Monolithic 3D Technology," *IEEE Micro*, Vol. 39, No. 6, pp. 38-45, 2019.
89. Minah Lee, Arvind Singh, Hakki M.Torun, Jinwoo Kim, Sung Kyu Lim, Madhavan Swaminathan, and Saibal Mukhopadhyay, "Automated I/O Library Generation for Interposer-based System-in-Package Integration of Multiple Heterogeneous Dies," *IEEE Transactions on Components, Packaging, and Manufacturing Technology*, Vol. 10, No. 1, pp. 111-122, 2020.
90. Sai Pentapati, Rakesh Perumal, Sourabh Khandelwal, Michael Hoffmann, Sung Kyu Lim, and Asif I. Khan, "Cross-Domain Optimization of Ferroelectric Parameters for Negative Capacitance Transistors-Part I: Constant Supply Voltage," *IEEE Transactions on Electron Devices*, Vol. 67, No. 1, pp. 365-370, 2020.

91. Sai Pentapati, Rakesh Perumal, Sourabh Khandelwal, Asif I. Khan, and Sung Kyu Lim, "Optimal Ferroelectric Parameters for Negative Capacitance Field-Effect Transistors based on Full-Chip Implementations-Part II: Scaling of the Supply Voltage," *IEEE Transactions on Electron Devices*, Vol. 67, No. 1, pp. 371-376, 2020.
92. Bon Woong Ku, Kyungwook Chang, and Sung Kyu Lim, "Compact-2D: A Physical Design Methodology to Build Two-Tier Gate-level 3D ICs," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*. Vol. 39, No. 6, pp. 1151-1164, 2020. **2022 DONALD O. PEDERSON BEST PAPER AWARD.**
93. Arjun Chaudhuri, Sanmitra Banerjee, Heechun Park, Jinwoo Kim, Gauthaman Murali, Edward Lee, Daehyun Kim, Sung Kyu Lim, Saibal Mukhopadhyay, and Krishnendu Chakrabarty, "Advances in Design and Test of Monolithic 3D ICs," *IEEE Design & Test*, Vol. 37, No. 4, pp. 92-100, 2020.
94. Lingjun Zhu, Lennart Bamberg, Anthony Agnesina, Francky Catthoor, Dragomir Milojevic, Manu Komalan, Julien Ryckaert, Alberto Garcia-Ortiz, and Sung Kyu Lim, "Heterogeneous 3D Integration for a RISC-V System with STT-MRAM," *IEEE Computer Architecture Letters*. Vol. 19, No. 1, pp. 51-54, 2020.
95. Anthony Agnesina, Etienne Lepercq, Jose Escobedo, and Sung Kyu Lim, "Improving FPGA-based Logic Emulation Systems through Machine Learning," *ACM Transactions on Design Automation of Electronic Systems*. Vol. 28, No. 9, pp. 2055-2068, 2020.
96. Anthony Agnesina, James Yamaguchi, Christian Krutzik, John Carson, Jean Yang-Scharlotta, and Sung Kyu Lim, "A COTS-based Novel 3D DRAM Memory Cube Architecture for Space Applications," *IEEE Transactions on Very Large Scale Integration Systems*. Vol. 28, No. 9, pp. 2055-2068, 2020.
97. Jinwoo Kim, Gauthaman Murali, Heechun Park, Eric Qin, Hyoukjun Kwon, Venkata Chaitanya Krishna Chekuri, Nael Mizanur Rahman, Nihar Dasari, Arvind Singh, Minah Lee, Hakki Mert Torun, Kallol Roy, Madhavan Swaminathan, Saibal Mukhopadhyay, Tushar Krishna, and Sung Kyu Lim, "Architecture, Chip, and Package Co-design Flow for Interposer-based 2.5D Chiplet Integration Enabling Heterogeneous IP Reuse," *IEEE Transactions on Very Large Scale Integration Systems*. Vol. 28, No. 11, pp. 2424-2437, 2020.
98. Heechun Park, Jinwoo Kim, Venkata Chaitanya Krishna Chekuri, Majid Ahadi Dolatsara, Mohammed Nabeel, Alabi Bojesomo, Satwik Patnaik, Ozgur Sinanoglu, Madhavan Swaminathan, Saibal Mukhopadhyay, Johann Knechtel, and Sung Kyu Lim, "Design Flow for Active Interposer-Based 2.5D ICs and Study of RISC-V Architecture with Secure NoC," *IEEE Transactions on Components, Packaging and Manufacturing Technology*, Vol. 28, No. 11, pp. 2424-2437, 2020.
99. Gauthaman Murali, Xiaoyu Sun, Shimeng Yu, and Sung Kyu Lim, "Heterogeneous Mixed-Signal Monolithic 3D In-Memory Computing Using Resistive RAM," *IEEE Transactions on Very Large Scale Integration Systems*. Vol. 29, No. 2, pp. 386-396, 2021.
100. Majid Ahadi Dolatsara, Jose Hejase, Wiren Dale Becker, Jinwoo Kim, Sung Kyu Lim, and Madhavan Swaminathan, "Worst-case Eye Analysis of High-speed Channels Based on Bayesian Optimization," *IEEE Transactions on Electromagnetic Compatibility*. Vol. 63, No. 1, pp. 246-258, 2021. **2022 RICHARD B. SHULTZ BEST PAPER AWARD.**
101. Gauthaman Murali, Heechun Park, Eric Qin, Hakki Mert Torun, Majid Ahadi Dolatsara, Madhavan Swaminathan, Tushar Krishna and Sung Kyu Lim, "Clock Delivery Network Design and Analysis for Interposer-based 2.5D Heterogeneous Systems," *IEEE Transactions on Very Large Scale Integration Systems*. Vol. 29, No. 1, pp. 605-616, 2021.
102. Kyungwook Chang, Saurabh Sinha, Brian Cline, Greg Yeric, and Sung Kyu Lim, "Design-aware Partitioning-based 3D IC Design Flow with 2D commercial Tools," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*. Vol. 41, No. 3, pp. 410-423, 2021.
103. Heechun Park, Bon Woong Ku, Kyungwook Chang, Da Eun Shim, and Sung Kyu Lim, "Pseudo-3D Physical Design Flow for Monolithic 3D ICs: Comparisons and Enhancements," *ACM Transactions on Design Automation of Electronic Systems*. Vol. 26, No. 5, pp. 1-25, 2021.

104. Lingjun Zhu, Lennart Bamberg, Sai Pentapati, Kyungwook Chang, Francky Catthoor, Dragomir Milojevic, Manu Komalan, Brian Cline, Saurabh Sinha, Xiaoqing Xu, Alberto Garcia-Ortiz, and Sung Kyu Lim, "High-Performance Logic-on-Memory Monolithic 3D IC Designs for Arm Cortex-A Processors," *IEEE Transactions on Very Large Scale Integration Systems*. Vol. 29, No. 6, pp. 1152-1163, 2021.
105. Arjun Chaudhuri, Sanmitra Banerjee, Jinwoo Kim, Heechun Park, Bon Woong Ku, Sukeshawr Kannan, Krishnendu Chakrabarty and Sung Kyu Lim, "Built-in self-test and fault localization for inter-layer vias in monolithic 3D ICs," *ACM Journal on Emerging Technologies in Computing Systems*. Vol. 18, No. 1, pp. 1-37, 2021.
106. Edward Lee, Daehyun Kim, Jinwoo Kim, Sung Kyu Lim and Saibal Mukhopadhyay, "A ReRAM Memory Compiler for Monolithic-3D Integrated Circuits in a Carbon Nanotube Process," *ACM Journal on Emerging Technologies in Computing Systems*. Vol. 18, No. 1, pp. 1-20, 2021.
107. Bon Woong Ku, Catherine Schuman, Md Musabbir Adnan, Tiffany Mintz, Raphael Pooser, Kathleen Hamilton, Garrett Rose, and Sung Kyu Lim, "Unsupervised Digit Recognition Using Cosine Similarity In A Neuromemristive Competitive Learning System," *ACM Journal on Emerging Technologies in Computing Systems*. Vol. 18, No. 2, pp. 1-20, 2021.
108. Lingjun Zhu, Arjun Chaudhuri, Sanmitra Banerjee, Gauthaman Murali, Pruek Vanna-iampikul, Krishnendu Chakrabarty, and Sung Kyu Lim, "Design Automation and Test Solutions for Monolithic 3D ICs," *ACM Journal on Emerging Technologies in Computing Systems*. Vol. 18, No. 1, pp. 1-49, 2021. **KEYNOTE PAPER.**
109. Sai Pentapati, Bon Woong Ku, and Sung Kyu Lim, "Machine Learning Integrated Pseudo-3D Flow for Monolithic 3D ICs," *IEEE Journal of Exploratory Solid-State Computational Devices and Circuits*. Vol. 7, No. 1, pp. 35-42, 2021.
110. Shao-Chun Hung, Yi-Chen Lu, Sung Kyu Lim, and Krishnendu Chakrabarty, "Power Supply Noise-aware At-speed Delay Fault Testing of Monolithic 3D ICs," *IEEE Transactions on Very Large Scale Integration Systems*. Vol. 29, No. 11, pp. 1875-1888, 2021.
111. Jinwoo Kim, Venkata Chaitanya Krishna Chekuri, Nael Mizanur Rahman, Majid Ahadi Dolatsara, Hakki Mert Torun, Madhavan Swaminathan, Saibal Mukhopadhyay, and Sung Kyu Lim, "Chiplet/Interposer Co-Design for Power Delivery Network Optimization in Heterogeneous 2.5D ICs," *IEEE Transactions on Components, Packaging and Manufacturing Technology*. Vol. 11, No. 12, pp. 2148-2157, 2021.
112. Jinwoo Kim, Bon Woong Ku, Junsik Yoon, and Sung Kyu Lim, "An Effective Block Pin Assignment Approach for Block-level Monolithic 3D ICs," *IEEE Journal of Exploratory Solid-State Computational Devices and Circuits*. Vol. 7, No. 1, pp. 26-34, 2021.
113. Daehyun Kim, Edward Lee, Jamin Seo, Jinwoo Kim, Sung Kyu Lim and Saibal Mukhopadhyay, "An SRAM Compiler for Monolithic-3D Integrated Circuit with Carbon Nanotube Transistors," *IEEE Journal of Exploratory Solid-State Computational Devices and Circuits*. Vol. 7, No. 2, pp. 106-114, 2021.
114. Tae Jun Ahn, Sung Kyu Lim, and Yun Seop Yu, "Monolithic 3D Inverter with Interface Charge: Parameter Extraction and Circuit Simulation," *Applied Sciences*. Vol. 11, No. 24, 2021.
115. Yi-Chen Lu, Jeehyun Lee, Anthony Agnesina, Kambiz Samadi, and Sung Kyu Lim, "A Clock Tree Prediction and Optimization Framework using Generative Adversarial Learning," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*. Vol. 41, No. 9, pp. 3104-3117, 2022.
116. Yi-Chen Lu, Sai Pentapati, Lingjun Zhu, Gauthaman Murali, Kambiz Samadi, and Sung Kyu Lim, "A Machine Learning Powered Tier Partitioning Methodology for Monolithic 3D ICs," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*. Vol. 41, No. 11, pp. 4575-4586, 2022.
117. Jun-Sik Yoon, Jinsu Jeong, Seunghwan Lee, Junjong Lee, Sanguk Lee, Rock-Hyun Baek, and Sung Kyu Lim, "Performance, Power, and Area of Standard Cells in sub 3 nm node using Buried Power Rail," *IEEE Transactions on Electron Devices*. Vol. 69, No. 3, pp. 894-899, 2022.

118. Michael Hoffmann, Zheng Wang, Nujhat Tasneem, Ahmad Zubair, Prasanna Venkatesan Ravindran, Mengkun Tian, Anthony Gaskell, Dina Triyoso, Steven Consiglio, Kanda Tapily, Robert Clark, Jae Hur, Sai Surya Kiran Pentapati, Sung Kyu Lim, Milan Dopita, Shimeng Yu, Winston Chern, Josh Kacher, Sebastian E. Reyes-Lillo, Dimitri Antoniadis, Jayakanth Ravichandran, Stefan Slesazeck, Thomas Mikolajick, and Asif Islam Khan, "Antiferroelectric Negative Capacitance from a Structural Phase Transition in Zirconia," *Nature Communications*. Vol. 13, No. 1, pp. 1-8, 2022.
119. Yandong Luo, Sourav Dutta, Ankit Kaul, Sung Kyu Lim, Muhannad Bakir, Suman Datta and Shimeng Yu, "A Compute-in-Memory Hardware Accelerator Design with Back-end-of-line (BEOL) Transistor based Reconfigurable Interconnect," *IEEE Journal on Emerging and Selected Topics in Circuits and Systems*. Vol. 12, No. 2, pp. 445-457, 2022.
120. Sai Pentapati and Sung Kyu Lim, "Metal Layer Sharing: A Routing Optimization Technique for Monolithic 3D ICs," *IEEE Transactions on Very Large Scale Integration Systems*. Vol. 30, No. 9, pp. 1355-1367, 2022.
121. Anthony Agnesina, Kyungwook Chang, and Sung Kyu Lim, "Parameter Optimization of VLSI Placement through Deep Reinforcement Learning," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*. Vol. 42, No. 4, pp. 1295-1308, 2022.
122. Lingjun Zhu and Sung Kyu Lim, "Power Delivery Solutions and PPA impacts in Micro-Bump and Hybrid Bonding 3D ICs," *IEEE Transactions on Components, Packaging, and Manufacturing Technology*. Vol. 12, No. 12, pp. 1969-1982, 2022.
123. Arjun Chaudhuri, Sanmitra Banerjee, Jinwoo Kim, Sung Kyu Lim, and Krishnendu Chakrabarty, "Built-in self-test of high-density and realistic ILV layouts in monolithic 3D ICs," *IEEE Transactions on Very Large Scale Integration Systems*. Vol. 31, No. 3, pp. 296-309, 2022.
124. Yi-Chen Lu, Siddhartha Nath, Sai Pentapati, and Sung Kyu Lim, "ECO-GNN: Signoff Power Prediction using Graph Neural Networks with Subgraph Approximation," *ACM Transactions on Design Automation of Electronic Systems*. Vol. 28, No. 4, pp. 1-22, 2023.
125. Pruek Vanna-Iampikul, Chengjia Shao, Yi-Chen Lu, Sai Pentapati, Yun Heo, Jae-seung Choi, and Sung Kyu Lim, "Snap-3D: A Constrained Placement-Driven Physical Design Methodology for High Performance 3D ICs," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*. Vol. 42, No. 7, pp. 2331-2335, 2023.
126. Gauthaman Murali, Anthony Agnesina, and Sung Kyu Lim, "A PPA Study of Reinforced Placement Parameter Autotuning: Pseudo-3D vs. True-3D Placers," *ACM Transactions on Design Automation of Electronic Systems*. Vol. 28, No. 5, pp. 1-22, 2023.
127. Pruek Vanna-iampikul, Yi-Chen Lu, Da Eun Shim, and Sung Kyu Lim, "GNN-Based Multi-Bit Flip-Flop Clustering and Post-Clustering Design Optimization for Energy-Efficient 3D ICs," *ACM Transactions on Design Automation of Electronic Systems*. Vol. 28, No. 5, pp. 1-26, 2023.
128. Anthony Agnesina, Moritz Brunion, Jinwoo Kim, Alberto Garcia-Ortiz, Dragomir Milojevic, Francky Catthoor, Gioele Mirabelli, Manu Perumkunnil, and Sung Kyu Lim, "Power, Performance, Area, and Cost Analysis of Face-to-Face-Bonded 3-D ICs," *IEEE Transactions on Components, Packaging, and Manufacturing Technology*. Vol. 13, No. 3, pp. 300-314, 2023.
129. Jeffrey S. Vetter, Prasanna Date, Farah Fahim, Shruti R. Kulkarni, Frank Liu, Petro Maksymovych, Alec Talin, Marc Gonzalez Tallada, Pruek Vanna-iampikul, Aaron R. Young, David Brooks, Wei Gu-Yeon, Sung Kyu Lim, Matthew Marinella, Bobby Sumpter, and Narasinga Rao Miniskar, "Abisko: Codesign of an Architecture for Spiking Neural Networks using Novel Neuromorphic Materials," *International Journal of High Performance Computing Applications*. Vol. 37, No. 3-4, pp. 351-379, 2023.
130. Shao-Chun Hung, Sanmitra Banerjee, Arjun Chaudhuri, Jinwoo Kim, Sung Kyu Lim, and Krishnendu Chakrabarty, "Transferable Graph Neural Network-based Delay-Fault Localization for Monolithic 3D ICs," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*. Vol. 42, No. 11, pp. 4296-4309, 2023.

131. Gauthaman Murali, Aditya Iyer, Lingjun Zhu, Jianming Tong, Francisco Munoz Martinez, Srivatsa Rangachar Srinivasa, Tanay Karnik, Tushar Krishna, and Sung Kyu Lim, "On Continuing DNN Accelerator Architecture Scaling Using Tightly-coupled Compute-on-Memory 3D ICs," *IEEE Transactions on Very Large Scale Integration Systems*. Vol. 31, No. 10, pp. 1603–1613, 2023.
132. Jinwoo Kim, Lingjun Zhu, Hakki Mert Torun, Madhavan Swaminathan, Sung Kyu Lim, "A PPA Study for Heterogeneous 3D IC Options: Monolithic, Hybrid Bonding, and Micro-bumping," *IEEE Transactions on Very Large Scale Integration Systems*. Accepted for publication.
133. Sai Pentapati, Kyungwook Chang, and Sung Kyu Lim, "Pin-3D: An Effective Physical Design Methodology for MultiDie Co-Optimization in Monolithic 3D ICs," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*. Accepted for publication.
134. Yi-Chen Lu, Haoxing Ren, Hao-Hsiang Hsiao, and Sung Kyu Lim, "DREAM-GAN: Advancing DREAMPlace towards Commercial-Quality using Generative Adversarial Learning," *ACM Transactions on Design Automation of Electronic Systems*. Accepted for publication.
135. Sai Pentapati and Sung Kyu, "Heterogeneous Monolithic 3D IC Designs: Challenges, EDA Solutions, and Power, Performance, Cost Tradeoffs," *IEEE Transactions on Very Large Scale Integration Systems*. Accepted for publication.
136. Nesara Bethur, Anthony Agnesina, Moritz Brunion, Alberto Garcia-Ortiz, Francky Catthoor, Dragomir Milojevic, Manu Komalan, Matheus Cavalcante, Samuel Riedel, Luca Benini, and Sung Kyu Lim, "Hier-3D: A Methodology for Physical Hierarchy Exploration of 3D ICs," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*. Accepted for publication.
137. Yen-Hsiang Huang, Sai Pentapati, Anthony Agnesina, Moritz Brunion, and Sung Kyu Lim, "On Legalization of Die Bonding Bumps and Pads for 3D ICs," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*. Accepted for publication.
138. Gauthaman Murali, Min Gyu Park, Sung Kyu Lim, "3DNN-Xplorer: A Machine Learning Framework for Design Space Exploration of Heterogeneous 3D DNN Accelerators," *IEEE Transactions on Very Large Scale Integration Systems*. Accepted for publication.
139. Pruek Vanna-Iampikul, Seungmin Woo, Serhat Erdogan, Lingjun Zhu, Mohanalingam Kathaperumal, Ravi Agarwal, Ram Gupta, Kevin Rinebold, Madhavan Swaminathan and Sung Kyu Lim, "Glass Interposer Integration of Logic and Memory Chiplets: PPA and Power/Signal Integrity Benefits," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*. Accepted for publication.

5.3.2 Refereed Conference Publications

1. Jason Cong, Peter Li, Sung Kyu Lim, Toshiyuki Shibuya, and Dongmin Xu, "Large Scale Circuit Partitioning With Loose/Stable Net Removal and Signal Flow Based Clustering," *Proceedings of the IEEE International Conference on Computer-Aided Design*, pp. 441-446, 1997.
2. Jason Cong and Sung Kyu Lim, "Multiway Partitioning With Pairwise Movement," *Proceedings of the IEEE International Conference on Computer-Aided Design*, pp. 512-516, 1998.
3. Maogang Wang, Sung Kyu Lim, Jason Cong, and Majid Sarrafzadeh, "Multi-way Partitioning Using Bi-partition Heuristics," *Proceedings of the IEEE/ACM Asia South Pacific Design Automation Conference*, pp. 667-672, 2000.
4. Jason Cong and Sung Kyu Lim, "Performance Driven Multiway Partitioning," *Proceedings of the IEEE/ACM Asia South Pacific Design Automation Conference*, pp. 441-446, 2000.
5. Jason Cong and Sung Kyu Lim, "Edge Separability-based Circuit Clustering With Application to Circuit Partitioning," *Proceedings of the IEEE/ACM Asia South Pacific Design Automation Conference*, pp. 429-434, 2000.

6. Jason Cong, Sung Kyu Lim, and C. Wu, "Performance Driven Multi-level and Multiway Partitioning With Retiming," *Proceedings of the ACM Design Automation Conference*, pp. 274-279, 2000.
7. Jason Cong and Sung Kyu Lim, "Physical Planning with Retiming," *Proceedings of the IEEE International Conference on Computer-Aided Design*, pp. 2-7, 2000.
8. Peter Sassone and Sung Kyu Lim, "A Novel Geometric Algorithm for Fast Wire-Optimized Floorplanning," *Proceedings of the IEEE International Conference on Computer-Aided Design*, pp. 74-80, 2003.
9. Jacob Minz and Sung Kyu Lim, "Layer Assignment for System on Packages," *ACM/IEEE Asia and South Pacific Design Automation Conference*, pp. 31-37, 2004.
10. Mongkol Ekpanyapong and Sung Kyu Lim, "Performance-driven Global Placement via Adaptive Network Characterization," *ACM/IEEE Asia and South Pacific Design Automation Conference*, pp. 137-142, 2004.
11. Jacob Minz, Mohit Pathak, and Sung Kyu Lim, "Net and Pin Distribution for 3D Package Global Routing," *Design, Automation and Test in Europe*, pp. 1410-1411, 2004.
12. Ramprasad Ravichandran, Jacob Minz, Mohit Pathak, Siddharth Easwar, and Sung Kyu Lim, "Physical Layout Automation for System-On-Packages," *IEEE Electronic Components and Technology Conference*, pp. 41-48, 2004.
13. Mongkol Ekpanyapong, Karthik Balakrishnan, Vidit Nanda, and Sung Kyu Lim, "Simultaneous Delay and Power Optimization for Multi-level Partitioning and Floorplanning with Retiming," *IEEE International Symposium on Circuits and Systems*, pp. 57-60, 2004.
14. Pun Hang Shiu, Ramprasad Ravichandran, Siddharth Easwar, and Sung Kyu Lim, "Multi-layer Floorplanning for Reliable System-on-Package," *IEEE International Symposium on Circuits and Systems*, pp. 69-72, 2004.
15. Ramprasad Ravichandran, Nihal Ladiwala, Jean Nguyen, Mike Niemier, and Sung Kyu Lim, "Automatic Cell Placement for Quantum-dot Cellular Automata," *ACM Great Lake Symposium on VLSI*, pp. 332-337, 2004.
16. Mongkol Ekpanyapong, Jacob Minz, Thaisiri Watwai, Hsien-Hsin S. Lee, and Sung Kyu Lim, "Profile-Guided Microarchitectural Floorplanning for Deep Submicron Processor Design," *ACM Design Automation Conference*, pp. 634-639, 2004.
17. Jacob Minz, Sung Kyu Lim, Jinwoo Choi, and Madhavan Swaminathan, "Module Placement for Power Supply Noise and Wire Congestion Avoidance in 3D Packaging," *IEEE Electrical Performance of Electronic Packaging*, pp. 123-126, 2004.
18. Jacob Minz and Sung Kyu Lim, "A Global Router for System-On-Package Targeting Layer and Crosstalk Minimization," *IEEE Electrical Performance of Electronic Packaging*, pp. 99-102, 2004.
19. Karthik Balakrishnan, Vidit Nanda, Siddharth Easwar, and Sung Kyu Lim, "Wire Congestion And Thermal Aware 3D Global Placement," *IEEE/ACM Asia South Pacific Design Automation Conference*, pp. 1131-1134, 2005.
20. Ramprasad Ravichandran, Mike Niemier, and Sung Kyu Lim, "Partitioning and Placement for Buildable QCA Circuits," *IEEE/ACM Asia South Pacific Design Automation Conference*, pp. 424-427, 2005.
21. Mongkol Ekpanyapong, Michael Healy, and Sung Kyu Lim, "Placement for Configurable Dataflow Architecture," *IEEE/ACM Asia South Pacific Design Automation Conference*, pp. 1127-1130, 2005.
22. Jacob Minz, Eric Wong, and Sung Kyu Lim, "Thermal and Crosstalk-Aware Physical Design For 3D System-On-Package," *IEEE Electronic Components and Technology Conference*, pp. 824-831, 2005.
23. Faik Baskaya, Sasank Reddy, Sung Kyu Lim, Tyson Hall, and David V. Anderson, "Mapping Algorithm for Large-scale Field Programmable Analog Array," *ACM International Symposium on Physical Design*, pp. 152-158, 2005.

24. Mongkol Ekpanyapong, Sung Kyu Lim, Chinnakrishnan Ballapuram, and Hsien-Hsin S. Lee, "Wire-driven Microarchitectural Design Space Exploration," *IEEE International Symposium on Circuits and Systems*, pp. 1867-1870, 2005.
25. Brian Smith and Sung Kyu Lim, "QCA Channel Routing with Wire Crossing Minimization," *ACM Great Lake Symposium on VLSI*, pp. 217-220, 2005.
26. Jacob Minz, Sung Kyu Lim, and Cheng-Kok Koh, "3D Module Placement for Congestion and Power Noise Reduction," *ACM Great Lake Symposium on VLSI*, pp. 458-461, 2005.
27. Wook Jin Chung, Brian Smith, and Sung Kyu Lim, "QCA Physical Design With Crossing Minimization," *IEEE Conference on Nanotechnology*, pp. 262-265, 2005.
28. Michael Healy, Mongkol Ekpanyapong, and Sung Kyu Lim, "MILP-based Placement and Routing for Dataflow Architecture," *International Conference on Field Programmable Logic and Applications*, pp. 71-76, 2005.
29. Faik Baskaya, Sasank Reddy, Sung Kyu Lim, and David Anderson, "Hierarchical Placement for Large-scale FPAA," *International Conference on Field Programmable Logic and Applications*, pp. 421-426, 2005.
30. Jacob Minz, Eric Wong, and Sung Kyu Lim, "Reliability-aware Floorplanning for 3D Circuits," *IEEE International SOC Conference*, pp. 81-82, 2005.
31. Eric Wong, Jacob Minz, and Sung Kyu Lim, "Power Noise-aware 3D Floorplanning for System-On-Package," *IEEE Electrical Performance of Electronic Packaging*, pp. 259-262, 2005.
32. Mongkol Ekpanyapong, Thaisiri Watwai, and Sung Kyu Lim, "Statistical Bellman-Ford Algorithm With An Application to Statistical Retiming," *IEEE/ACM Asia South Pacific Design Automation Conference*, pp. 959-964, 2006.
33. Eric Wong and Sung Kyu Lim, "3D Floorplanning with Thermal Vias," *Design, Automation and Test in Europe*, pp. 878-883, 2006.
34. Michael Healy, Mario Vittes, Mongkol Ekpanyapong, Chinnakrishnan Ballapuram, Sung Kyu Lim, Hsien-Hsin S. Lee, and Gabriel H. Loh, "Microarchitectural Floorplanning Under Performance and Temperature Tradeoff," *Design, Automation and Test in Europe*, pp. 1288-1293, 2006.
35. Jacob Minz, Somaskanda Thyagaraja, and Sung Kyu Lim, "Optical Routing for 3D System-On-Package," *Design, Automation and Test in Europe*, pp. 337-338, 2006.
36. Mongkol Ekpanyapong and Sung Kyu Lim, "Integrated Retiming and Simultaneous Vdd & Vth Scaling for Total Power Minimization," *ACM International Symposium on Physical Design*, pp. 142-148, 2006. **NOMINATED FOR BEST PAPER AWARD.**
37. Eric Wong, Jacob Minz, and Sung Kyu Lim, "White Space Management for Thermal Via and Decoupling Capacitor Insertion Targeting 3D System-On-Package," *IEEE Electronic Components and Technology Conference*, pp. 1795-1801, 2006.
38. Eric Wong, Jacob Minz, and Sung Kyu Lim, "Decoupling Capacitor Planning and Sizing for Noise and Leakage Reduction," *IEEE International Conference on Computer-Aided Design*, pp. 395-400, 2006.
39. Fayez Mohamood, Michael Healy, Hsien-Hsin Lee, and Sung Kyu Lim, "A Floorplan Aware Dynamic Inductive Noise Controller for Reliable 2D and 3D Microprocessors," *IEEE/ACM International Symposium on Microarchitecture*, pp. 3-14, 2006.
40. Mongkol Ekpanyapong, Xin Zhao, and Sung Kyu Lim, "An Efficient Computation of Statistically Critical Sequential Paths Under Retiming," *IEEE/ACM Asia South Pacific Design Automation Conference*, pp. 547-552, 2007.
41. Fayez Mohamood, Michael Healy, Hsien-Hsin Lee, and Sung Kyu Lim, "Noise-Direct: A Technique for Power Supply Noise Aware Floorplanning Using Microarchitecture Profiling," *IEEE/ACM Asia South Pacific Design Automation Conference*, pp. 786-791, 2007.

42. Faik Baskaya, Brian Gestner, Chris Twigg, Sung Kyu Lim, David V. Anderson, and Paul Hasler, "Rapid Prototyping of Large-scale Analog Circuits with Field Programmable Analog Array," *IEEE Symposium on Field-Programmable Custom Computing Machines*, pp. 319-320, 2007.
43. Mohit Pathak and Sung Kyu Lim, "Thermal-aware Steiner Routing for 3D Stacked ICs," *IEEE International Conference on Computer-Aided Design*, pp. 205-211, 2007.
44. Mohit Pathak, Souvik Mukherjee, Madhavan Swaminathan, Ege Engin, and Sung Kyu Lim, "Placement and Routing of RF Embedded Passive Designs In LCP Substrate," *IEEE International Conference on Computer Design*, pp. 273-279, 2007.
45. Eric Wong and Sung Kyu Lim, "Whitespace Redistribution For Thermal Via Insertion In 3D Stacked ICs," *IEEE International Conference on Computer Design*, pp. 267-272, 2007.
46. Mohit Pathak, Satya Vadlamudi, Josh Beavers, and Sung Kyu Lim, "Automatic Layout Generation of RF Embedded Passive Designs," *IEEE Electrical Performance of Electronic Packaging*, pp. 115-118, 2007.
47. Jacob Minz, Xin Zhao, and Sung Kyu Lim, "Buffered Clock Tree Synthesis for 3D ICs Under Thermal Variations," *IEEE/ACM Asia South Pacific Design Automation Conference*, pp. 504-509, 2008.
48. Dae Hyun Kim and Sung Kyu Lim, "Bus-Aware Microarchitectural Floorplanning," *IEEE/ACM Asia South Pacific Design Automation Conference*, pp. 204-208, 2008.
49. Michael Healy, Fayez Mohamood, Hsien-Hsin S. Lee, and Sung Kyu Lim, "A Unified Methodology for Power Supply Noise Reduction in Modern Microarchitecture Design," *IEEE/ACM Asia South Pacific Design Automation Conference*, pp. 611-616, 2008.
50. Dae Hyun Kim and Sung Kyu Lim, "Global Bus Route Optimization with Application to Microarchitectural Design Exploration," *IEEE International Conference on Computer Design*, pp. 658-663, 2008.
51. Young Joon Lee and Sung Kyu Lim, "Co-Optimization of Signal, Power, and Thermal Distribution Networks for 3D ICs," *IEEE Symposium on Electrical Design of Advanced Packaging and Systems*, pp. 163-166, 2008.
52. Michael Healy, Hsien-Hsin S. Lee, Gabriel H. Loh, and Sung Kyu Lim, "Thermal Optimization in Multi-Granularity Multi-Core Floorplanning," *IEEE/ACM Asia South Pacific Design Automation Conference*, pp. 43-48, 2009.
53. Ye Tao and Sung Kyu Lim, "Decoupling Capacitor Planning With Analytical Delay Model on RLC Power Grid," *Design, Automation and Test in Europe*, pp. 839-844, 2009.
54. Young-Joon Lee, Yoon-Jo Kim, Gang Huang, Muhannad Bakir, Yogendra Joshi, Andrei Fedorov, and Sung Kyu Lim, "Co-Design of Signal, Power, and Thermal Distribution Networks for 3D ICs," *Design, Automation and Test in Europe*, pp. 1213-1220, 2009.
55. Michael Healy and Sung Kyu Lim, "A Study of Stacking Limit and Scaling in 3D ICs: an Interconnect Perspective," *IEEE Electronic Components and Technology Conference*, pp. 1213-1220, 2009.
56. Young-Joon Lee and Sung Kyu Lim, "Routing Optimization of Multi-modal Interconnects In 3D ICs," *IEEE Electronic Components and Technology Conference*, pp. 32-39, 2009.
57. Young-Joon Lee, Mike Healy, and Sung Kyu Lim, "Co-design of Reliable Signal and Power Interconnects in 3D Stacked ICs," *IEEE International Interconnect Technology Conference*, pp. 56-58, 2009.
58. Dae Hyun Kim, Saibal Mukhopadhyay, and Sung Kyu Lim, "TSV-aware Interconnect Length and Power Prediction for 3D Stacked ICs," *IEEE International Interconnect Technology Conference*, pp. 26-28, 2009.
59. Yoon Jo Kim, Yogendra K. Joshi, Andrei G. Fedorov, Young-Joon Lee, and Sung Kyu Lim, "Thermal Characterization of Interlayer Microfluidic Cooling of Three-Dimensional IC with Non-Uniform Heat Flux," *ASME Conference on Nanochannels, Microchannels and Minichannels*, pp. 1249-1258, 2009.

60. Dae Hyun Kim, Saibal Mukhopadhyay, and Sung Kyu Lim, "Through-Silicon-Via Aware Interconnect Prediction and Optimization for 3D Stacked ICs," *ACM/IEEE International Workshop on System Level Interconnect Prediction*, pp. 85-92, 2009.
61. Jeremy Tolbert, Xin Zhao, Saibal Mukhopadhyay, and Sung Kyu Lim, "Slew-Aware Clock Tree Design For Reliable Subthreshold Circuits," *IEEE International Symposium on Low Power Electronics and Design*, pp. 15-20, 2009.
62. Faik Baskaya, David V. Anderson, Paul Hasler, and Sung Kyu Lim, "A Generic Reconfigurable Array Specification and Programming Environment (GRASPER)," *IEEE European Conference on Circuit Theory & Design*, pp. 619-622, 2009.
63. Young-Joon Lee, Rohan Goel, and Sung Kyu Lim, "Multi-functional Interconnect Co-optimization for Fast and Reliable 3D Stacked ICs," *IEEE International Conference on Computer-Aided Design*, pp. 645-651, 2009.
64. Dae Hyun Kim, Krit Athikulwongse, and Sung Kyu Lim, "A Study of Through-Silicon-Via Impact on the 3D Stacked IC Layout," *IEEE International Conference on Computer-Aided Design*, pp. 674-680, 2009.
65. Xin Zhao, Dean Lewis, Hsien-Hsin S. Lee, and Sung Kyu Lim, "Pre-bond Testable Low-Power Clock Tree Design for 3D Stacked ICs," *IEEE International Conference on Computer-Aided Design*, pp. 184-190, 2009. **NOMINATED FOR BEST PAPER AWARD.**
66. Krit Athikulwongse, Xin Zhao, and Sung Kyu Lim, "Buffered Clock Tree Sizing for Skew Minimization Under Power and Thermal Budgets," *IEEE/ACM Asia South Pacific Design Automation Conference*, pp. 474-479, 2010.
67. Xin Zhao and Sung Kyu Lim, "Power and Slew-aware Clock Network Design for Through-Silicon-Via Based 3D ICs," *IEEE/ACM Asia South Pacific Design Automation Conference*, pp. 175-180, 2010.
68. Micheal Healy and Sung Kyu Lim, "Power Delivery System Architecture for Many-Tier 3D Systems," *IEEE Electronic Components and Technology Conference*, pp. 1682-1688, 2010.
69. Young-Joon Lee, Mohit Pathak, Chang Liu, Moongon Jung, and Sung Kyu Lim, "Design and Timing Optimization of a 3D Stacked Microprocessor," *ACM International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems*, pp. 1-6, 2010.
70. Jae-Seok Yang, Krit Athikulwongse, Young-Joon Lee, Sung Kyu Lim, and David Z. Pan, "TSV Stress Aware Timing Analysis with Applications to 3D-IC Layout Optimization," *ACM Design Automation Conference*, pp. 803-806, 2010.
71. Chang Liu and Sung Kyu Lim, "A Study of Signal Integrity Issues in Through-Silicon-Via-based 3D ICs," *IEEE International Interconnect Technology Conference*, pp. 1-3, 2010.
72. Dae Hyun Kim and Sung Kyu Lim, "Through-Silicon-Via-aware Delay and Power Prediction Model for Buffered Interconnects in 3D ICs," *ACM/IEEE International Workshop on System Level Interconnect Prediction*, pp. 25-31, 2010.
73. Dae Hyun Kim, Yen-Kuan Wu, Rasit Onur Topaloglu, and Sung Kyu Lim, "Enabling 3D Integration Through Optimal Topography," *IEEE International Workshop on Design for Manufacturability and Yield*, pp. 1-4, 2010.
74. Michael B. Healy, Krit Athikulwongse, Rohan Goel, Mohammad M. Hossain, Dae Hyun Kim, Young-Joon Lee, Dean L. Lewis, Tzu-Wei Lin, Chang Liu, Moongon Jung, Brian Ouellette, Mohit Pathak, Hemant Sane, Guan-hao Shen, Dong Hyuk Woo, Xin Zhao, Gabriel H. Loh, Hsien-Hsin S. Lee, and Sung Kyu Lim, "Design and Analysis of 3D-MAPS: A Many-Core 3D Processor with Stacked Memory," *IEEE Custom Integrated Circuits Conference*, pp. 1-4, 2010. **INTEL/CICC STUDENT SCHOLARSHIP AWARD.**
75. Dean Lewis, Michael Healy, Mohammad Hossain, Tzu-Wei Lin, Mohit Pathak, Hemant Sane, Sung Kyu Lim, Gabriel H. Loh, and Hsien-Hsin S. Lee, "Design and Test of 3D-MAPS, a 3D Die-Stack Many-Core Processor," *IEEE International Workshop on Testing Three-Dimensional Stacked Integrated Circuits*, pp. 1-6, 2010.

76. Muhammad Bashir, Dae Hyun Kim, Sung Kyu Lim, and Linda Milor, "TDDDB Chip Reliability in Copper Interconnects," *IEEE International Integrated Reliability Workshop*, pp. 121-124, 2010.
77. Minki Cho, Chang Liu, Dae Hyun Kim, Sung Kyu Lim, and Saibal Mukhopadhyay, "Design Method and Test Structure to Characterize and Repair TSV Defect Induced Signal Degradation in 3D System," *IEEE International Conference on Computer-Aided Design*, pp. 694-697, 2010.
78. Krit Athikulwongse, Ashutosh Chakraborty, Jae-Seok Yang, David Z. Pan, and Sung Kyu Lim, "Stress-Driven 3D-IC Placement with TSV Keep-Out Zone and Regularity Study," *IEEE International Conference on Computer-Aided Design*, pp. 669-674, 2010.
79. Mohit Pathak, Young-Joon Lee, Thomas Moon, and Sung Kyu Lim, "Through Silicon Via Management during 3D Physical Design: When to Add and How Many?," *IEEE International Conference on Computer-Aided Design*, pp. 387-394, 2010.
80. Young-Joon Lee and Sung Kyu Lim, "Timing Analysis and Optimization for 3D Stacked Multi-Core Microprocessors," *IEEE International 3D System Integration Conference*, pp. 1-7, 2010.
81. Moongon Jung and Sung Kyu Lim, "A study of IR-drop noise issues in 3D ICs with Through-Silicon-Vias," *IEEE International 3D System Integration Conference*, pp. 1-7, 2010.
82. Jae-Seok Yang, Jiwoo Pak, Xin Zhao, Sung Kyu Lim, and David Pan, "Robust Clock Tree Synthesis with Timing Yield Optimization for 3D ICs," *IEEE/ACM Asia South Pacific Design Automation Conference*, pp. 621-626, 2011.
83. Michael Healy and Sung Kyu Lim, "Power-Supply-Network Design in 3D Integrated Systems," *IEEE International Symposium on Quality Electronic Design*, pp. 223-238, 2011.
84. Taigon Song, Chang Liu, Dae Hyun Kim, Jonghyun Cho, Joohee Kim, Jun So Pak, Seungyoung Ahn, Joungho Kim, Kihyun Yoon and Sung Kyu Lim, "Analysis of TSV-to-TSV Coupling with High-Impedance Termination in 3D ICs," *IEEE International Symposium on Quality Electronic Design*, pp. 122-128, 2011.
85. Chang Liu, Taigon Song and Sung Kyu Lim, "Signal Integrity Analysis and Optimization for 3D ICs," *IEEE International Symposium on Quality Electronic Design*, pp. 42-49, 2011.
86. Michael Healy and Sung Kyu Lim, "A Novel TSV Topology for Many-Tier 3D Power-Delivery Networks," *Design, Automation and Test in Europe*, pp. 1-4, 2011.
87. Muhammad Bashir, Dae Hyun Kim, Krit Athikulwongse, Sung Kyu Lim, and Linda Milor, "Backend Low-k TDDDB Chip Reliability Simulator," *IEEE International Reliability Physics Symposium*, pp. 65-74, 2011.
88. Shreepad Panth and Sung Kyu Lim, "Scan Chain and Power Delivery Network Synthesis for Pre-Bond Test of 3D ICs," *IEEE VLSI Test Symposium*, pp. 26-31, 2011.
89. Xin Zhao, Saibal Mukhopadhyay, and Sung Kyu Lim, "Variation-Tolerant and Low-Power Clock Network Design for 3D ICs," *IEEE Electronic Components and Technology Conference*, pp. 2007-2014, 2011.
90. Jiwoo Pak, Mohit Pathak, Sung Kyu Lim and David Z. Pan, "Modeling of Electromigration in Through-Silicon-Via Based 3D IC," *IEEE Electronic Components and Technology Conference*, pp. 1420-1427, 2011.
91. Joydeep Mitra, Moongon Jung, Suk-Kyu Ryu, Rui Huang, Sung Kyu Lim, and David Z. Pan, "A Fast Simulation Framework for Full-Chip Thermo-Mechanical Stress and Reliability Analysis of Through-Silicon-Via based 3D ICs," *IEEE Electronic Components and Technology Conference*, pp. 746-753, 2011.
92. Gokul Kumar, Tapobrata Bandyopadhyay, Venky Sundaram, Sung Kyu Lim, and Rao Tummala, "Ultra-high I/O Density Glass/Silicon Interposers for High Bandwidth Smart Mobile Applications," *IEEE Electronic Components and Technology Conference*, pp. 217-223, 2011.
93. Moongon Jung, Joydeep Mitra, David Pan, and Sung Kyu Lim, "TSV Stress-aware Full-Chip Mechanical Reliability Analysis and Optimization for 3D IC," *ACM Design Automation Conference*, pp. 188-193, 2011.
NOMINATED FOR BEST PAPER AWARD.

94. Chang Liu, Taigon Song, Jonghyun Cho, Joohee Kim, JoungHo Kim, and Sung Kyu Lim, "Full-Chip TSV-to-TSV Coupling Analysis and Optimization in 3D IC," *ACM Design Automation Conference*, pp. 783-788, 2011.
95. Moongon Jung, Shreepad Panth, and Sung Kyu Lim, "A Study of TSV Variation Impact on Power Supply Noise," *IEEE International Interconnect Technology Conference*, pp. 1-3, 2011.
96. Dae Hyun Kim and Sung Kyu Lim, "Impact of Through-Silicon-Via Scaling on the Wirelength Distribution of Current and Future 3D ICs," *IEEE International Interconnect Technology Conference*, pp. 1-3, 2011.
97. Mohit Pathak and Sung Kyu Lim, "Reliability and Performance-aware 3D SRAM Design," *IEEE International Midwest Symposium on Circuits and Systems*, pp. 1-4, 2011. **INVITED PAPER.**
98. Dae Hyun Kim, Suyoun Kim, and Sung Kyu Lim, "Impact of Sub-micron Through-Silicon Vias on the Quality of Today and Future 3D IC Designs," *ACM/IEEE International Workshop on System Level Interconnect Prediction*, pp. 1-8, 2011.
99. Xin Zhao, Jeremy Tolbert, Chang Liu, Saibal Mukhopadhyay, and Sung Kyu Lim, "Variation-aware Clock Network Design Methodology for Ultra-Low Voltage (ULV) Circuits," *IEEE International Symposium on Low Power Electronics and Design*, pp. 9-14, 2011.
100. Mohit Pathak, Jiwoo Pak, David Z. Pan and Sung Kyu Lim, "Electromigration Modeling and Full-chip Reliability Analysis for BEOL Interconnect in TSV-based 3D ICs," *IEEE International Conference on Computer-Aided Design*, pp. 555-562, 2011.
101. Moongon Jung, Xi Liu, Suresh Sitaraman, David Z. Pan and Sung Kyu Lim, "Full-Chip Through-Silicon-Via Interfacial Crack Analysis and Optimization for 3D IC," *IEEE International Conference on Computer-Aided Design*, pp. 563-570, 2011.
102. Taigon Song and Sung Kyu Lim, "Co-design and Co-simulation of 3D IC and Silicon Interposer Power Distribution Network," *IEEE Workshop on Chip-Packaging Co-Design for High Performance Electronic Systems*, 2011.
103. Moongon Jung and Sung Kyu Lim, "Chip/Package Co-analysis of Mechanical Reliability in TSV-based 3D ICs," *IEEE Workshop on Chip-Packaging Co-Design for High Performance Electronic Systems*, 2011.
104. Dean Lewis, Shreepad Panth, Xin Zhao, Sung Kyu Lim, and Hsien-Hsin Lee, "Designing 3D Test Wrappers for Pre-bond and Post-bond Test of 3D Embedded Cores," *IEEE International Conference on Computer Design*, pp. 90-95, 2011.
105. Dae Hyun Kim, Rasit Topaloglu, and Sung Kyu Lim, "TSV Density-driven Global Placement for 3D Stacked ICs," *International SoC Design Conference*, pp. 1-6, 2011. **INVITED PAPER.**
106. Taigon Song and Sung Kyu Lim, "A Fine-Grained Co-Simulation Methodology for IR-drop Noise in Silicon Interposer and TSV-based 3D IC," *IEEE Electrical Performance of Electronic Packaging and Systems*, pp. 239-242, 2011.
107. Xin Zhao and Sung Kyu Lim, "Through-Silicon-Via-Induced Obstacle-Aware Clock Tree Synthesis for 3D ICs," *IEEE/ACM Asia South Pacific Design Automation Conference*, pp. 347-352, 2012.
108. Dae Hyun Kim, Rasit Topaloglu, and Sung Kyu Lim, "Block-level 3D IC Design with Through-Silicon-Via Planning," *IEEE/ACM Asia South Pacific Design Automation Conference*, pp. 335-340, 2012.
109. David Z. Pan, Sung Kyu Lim, Krit Athikulwongse, Moongon Jung, Joydeep Mitra, Jiwoo Pak, Mohit Pathak, and Jae-seok Yang, "Design for Manufacturability and Reliability for TSV-based 3D ICs," *IEEE/ACM Asia South Pacific Design Automation Conference*, pp. 750-755, 2012. **INVITED PAPER.**

110. Dae Hyun Kim, Krit Athikulwongse, Michael B. Healy, Mohammad M. Hossain, Moongon Jung, Ilya Khorosh, Gokul Kumar, Young-Joon Lee, Dean L. Lewis, Tzu-Wei Lin, Chang Liu, Shreepad Panth, Mohit Pathak, Minzhen Ren, Guan hao Shen, Taigon Song, Dong Hyuk Woo, Xin Zhao, Joungho Kim, Ho Choi, Gabriel H. Loh, Hsien-Hsin S. Lee, and Sung Kyu Lim, "3D-MAPS: 3D Massively Parallel Processor with Stacked Memory," *IEEE International Solid-State Circuits Conference*, pp. 188-189, 2012.
111. Chang Liu and Sung Kyu Lim, "A Design Tradeoff Study with Monolithic 3D Integration," *IEEE International Symposium on Quality Electronic Design*, pp. 529-536, 2012.
112. Kaiyuan Yang, Dae Hyun Kim, and Sung Kyu Lim, "Design Quality Tradeoff Studies for 3D ICs Built with Nano-scale TSVs and Devices," *IEEE International Symposium on Quality Electronic Design*, pp. 740-746, 2012.
113. Young-Joon Lee and Sung Kyu Lim, "Fast Delay Estimation with Buffer Insertion for Through-Silicon-Via-Based 3D Interconnects," *IEEE International Symposium on Quality Electronic Design*, pp. 228-335, 2012.
114. Shreepad Panth and Sung Kyu Lim, "Transition Delay Fault Testing of 3D ICs with IR-Drop Study," *IEEE VLSI Test Symposium*, 2012.
115. Xin Zhao, Michael Scheuermann, and Sung Kyu Lim, "Analysis of DC Current Crowding in Through-Silicon-Vias and Its Impact on Power Integrity in 3D ICs," *ACM Design Automation Conference*, pp. 157-162, 2012.
116. Krit Athikulwongse and Sung Kyu Lim, "Exploiting Die-to-Die Thermal Coupling in 3D IC Placement," *ACM Design Automation Conference*, pp. 741-746, 2012.
117. Moongon Jung, David Pan, and Sung Kyu Lim, "Chip/Package Co-Analysis of Thermo-Mechanical Stress and Reliability in TSV-based 3D ICs," *ACM Design Automation Conference*, pp. 317-326, 2012. **NOMINATED FOR BEST PAPER AWARD.**
118. Chang-Chih Chen, Muhammad Bashir, Linda Milor, Dae Hyun Kim, and Sung Kyu Lim, "Backend Dielectric Chip Reliability Simulator for Complex Interconnect Geometries," *IEEE International Reliability Physics Symposium*, 2012.
119. Chang Liu and Sung Kyu Lim, "Ultra-High Density 3D SRAM Cell Designs for Monolithic 3D Integration," *IEEE International Interconnect Technology Conference*, 2012.
120. Xin Zhao and Sung Kyu Lim, "TSV Array Utilization in Low-Power 3D Clock Network Design," *IEEE International Symposium on Low Power Electronics and Design*, 2012.
121. Chang-Chih Chen, Fahad Ahmed, Dae Hyun Kim, Sung Kyu Lim, and Linda Milor, "Backend Dielectric Reliability Simulator for Microprocessor System," *IEEE European Symposium on Reliability of Electron Devices, Failure Physics and Analysis*, 2012.
122. Jiwoo Pak, Sung Kyu Lim, and David Z. Pan, "Electromigration-aware Routing for 3D ICs with Stress-aware EM Modeling," *IEEE International Conference on Computer-Aided Design*, 2012.
123. Young-Joon Lee, Patrick Morrow, and Sung Kyu Lim, "Ultra High Density Logic Designs Using Transistor-Level Monolithic 3D Integration," *IEEE International Conference on Computer-Aided Design*, 2012.
124. Young-Joon Lee, Inki Hong, and Sung Kyu Lim, "Slew-Aware Buffer Insertion for Through-Silicon-Via-Based 3D ICs," *IEEE Custom Integrated Circuits Conference*, 2012. **INVITED PAPER.**
125. Brandon Noia, Shreepad Panth, Krishnendu Chakrabarty, and Sung Kyu Lim, "Scan Test of Die Logic in 3D ICs Using TSV Probing," *IEEE International Test Conference*, 2012.
126. Sergej Deutsch, Krishnendu Chakrabarty, Shreepad Panth, and Sung Kyu Lim, "TSV Stress-Aware ATPG for 3D Stacked ICs," *IEEE Asian Test Symposium*, 2012. **BEST PAPER AWARD.**
127. Taigon Song, Noah Sturcken, Krit Athikulwongse, Kenneth Shepard, and Sung Kyu Lim, "Thermal Analysis and Optimization of 2.5-D Integrated Voltage Regulator," *IEEE Electrical Performance of Electronic Packaging and Systems*, 2012.

128. Sergej Deutsch, Krishnendu Chakrabarty, Shreepad Panth, and Sung Kyu Lim, "TSV Stress-Aware ATPG for 3D Stacked ICs," *IEEE International Workshop on Testing Three-Dimensional Stacked Integrated Circuits*, 2012.
129. Krit Athikulwongse, Dae Hyun Kim, Moongon Jung, and Sung Kyu Lim, "Block-level Designs of Die-to-Wafer Bonded 3D ICs and Their Design Quality Tradeoffs," *IEEE/ACM Asia South Pacific Design Automation Conference*, 2013.
130. Yang Shang, Chun Zhang, Hao Yu, Xin Zhao, and Sung Kyu Lim, "Thermal-reliable 3D Clock-tree Synthesis Considering Nonlinear Electrical-thermal-coupled TSV Model," *IEEE/ACM Asia South Pacific Design Automation Conference*, 2013.
131. Shreepad Panth, Kambiz Samadi, Yang Du, and Sung Kyu Lim, "High-Density Integration of Functional Modules Using Monolithic 3D-IC Technology," *IEEE/ACM Asia South Pacific Design Automation Conference*, 2013.
132. Darryl Kostka, Taigon Song, and Sung Kyu Lim, "3D IC-Package-Board Co-analysis Using 3D EM Simulation for Mobile Applications," *IEEE Electronic Components and Technology Conference*, 2013.
133. Taigon Song, Chang Liu, Yarui Peng, and Sung Kyu Lim, "Full-Chip Multiple TSV-to-TSV Coupling Extraction and Optimization in 3D ICs," *ACM Design Automation Conference*, 2013.
134. Young-Joon Lee, Daniel Limbrick, and Sung Kyu Lim, "Power Benefit Study for Ultra-High Density Transistor-Level Monolithic 3D ICs," *ACM Design Automation Conference*, 2013.
135. Seung-Ho Ok, Kyeong-ryeol Bae, Sung Kyu Lim and Byungin Moon, "Design and Analysis of 3D IC-Based Low Power Stereo Matching Processors," *IEEE International Symposium on Low Power Electronics and Design*, 2013.
136. Sandeep Samal, Yarui Peng, Yang Zhang and Sung Kyu Lim, "Design and Analysis of Ultra Low Power Processors Using Sub/Near-Threshold 3D Stacked ICs," *IEEE International Symposium on Low Power Electronics and Design*, 2013.
137. Xin Zhao, Yang Wan, Michael Scheuermann and Sung Kyu Lim, "Transient Modeling of TSV-Wire Electromigration and Lifetime Analysis of Power Distribution Network for 3D ICs," *IEEE International Conference on Computer-Aided Design*, 2013.
138. Chun Zhang, Moongon Jung, Sung Kyu Lim and Yiyu Shi, "Novel Crack Sensor Design for TSV-based 3D Integrated Circuits: Design and Deployment Perspectives," *IEEE International Conference on Computer-Aided Design*, 2013.
139. Jiwoo Pak, Sung Kyu Lim and David Z. Pan, "Electromigration Study for Multi-scale Power/Ground Vias in TSV-based 3D ICs," *IEEE International Conference on Computer-Aided Design*, 2013.
140. Yarui Peng, Taigon Song, Dusan Petranovic and Sung Kyu Lim, "On Accurate Full-Chip Extraction and Optimization of TSV-to-TSV Coupling Elements in 3D ICs," *IEEE International Conference on Computer-Aided Design*, 2013.
141. Moongon Jung, Taigon Song, Yang Wan, Young-Joon Lee, Debabrata Mohapatra, Hong Wang, Greg Taylor, Devang Jariwala, Vijay Pitchumani, Patrick Morrow, Clair Webb, Paul Fischer, and Sung Kyu Lim, "How to Reduce Power in 3D IC Designs: A Case Study with OpenSPARC T2 Core," *IEEE Custom Integrated Circuits Conference*, 2013.
142. Sandeep Samal, Kiyong Kim, Youngchan Kim, Taesung Kim, Hyuk-Jae Lee, Taewhan Kim and Sung Kyu Lim, "Ultra Low Power 2-tier 3D Stacked Sub-threshold H.264 Intra Frame Encoder," *IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference*, 2013.
143. Shreepad Panth, Kambiz Samadi, and Sung Kyu Lim, "Test-TSV Estimation During 3D-IC Partitioning," *IEEE International 3D Systems Integration Conference*, 2013.
144. Young-Joon Lee and Sung Kyu Lim, "On GPU Bus Power Reduction with 3D IC Technologies," *Design, Automation and Test in Europe*, 2014

145. Shreepad Panth, Kambiz Samadi, Yang Du, and Sung Kyu Lim, "Placement-Driven Partitioning for Congestion Mitigation in Monolithic 3D IC Designs," *ACM International Symposium on Physical Design*, 2014. **NOMINATED FOR BEST PAPER AWARD.**
146. Sandeep Samal, Shreepad Panth, Kambiz Samadi, Mehdi Saeidi, Yang Du, and Sung Kyu Lim, "Fast and Accurate Thermal Modeling and Optimization for Monolithic 3D ICs," *ACM Design Automation Conference*, 2014.
147. Moongon Jung, Taigon Song, Yang Wan, Yarui Peng, and Sung Kyu Lim, "On Enhancing Power Benefits in 3D ICs: Block Folding and Bonding Styles Perspective," *ACM Design Automation Conference*, 2014.
148. Yarui Peng, Dusan Petranovik, and Sung Kyu Lim, "Fast and Accurate Full-chip Extraction and Optimization of TSV-to-Wire Coupling," *ACM Design Automation Conference*, 2014.
149. Shreepad Panth, Kambiz Samadi, Yang Du, and Sung Kyu Lim, "Power-Performance Study of Block-Level Monolithic 3D-ICs Considering Inter-Tier Performance Variations," *ACM Design Automation Conference*, 2014. **NOMINATED FOR BEST PAPER AWARD.**
150. Woongrae Kim, Dae-Hyun Kim, Hee Il Hong, Linda Milor, and Sung Kyu Lim, "Impact of Die Partitioning on Reliability and Yield of 3D DRAM," *IEEE International Interconnect Technology Conference*, 2014.
151. Moongon Jung, David Z. Pan, and Sung Kyu Lim, "Impact of Material Property Variations on Full-Chip Reliability and Performance in TSV-based 3D ICs," *IEEE International Interconnect Technology Conference*, 2014.
152. Ahmet Ceyhan, Moongon Jung, Shreepad Panth, Sung Kyu Lim, and Azad Naemi, "Impact of Size Effects in Local Interconnects for Future Technology Nodes: A Study Based on Full-Chip Layouts," *IEEE International Interconnect Technology Conference*, 2014. **BEST PAPER AWARD.**
153. Shreepad Panth, Kambiz Samadi, Yang Du, and Sung Kyu Lim, "Design and CAD Methodologies for Low Power Gate-level Monolithic 3D ICs," *IEEE International Symposium on Low Power Electronics and Design*, 2014.
154. Sandeep Samal, Kambiz Samadi, Pratyush Kamal, Yang Du, and Sung Kyu Lim, "Full Chip Impact Study of Power Delivery Network Designs in Monolithic 3D ICs," *IEEE International Conference on Computer-Aided Design*, 2014.
155. Shreepad Panth, Sandeep Samal, Yun Seop Yu, and Sung Kyu Lim, "Design Challenges and Solutions for Ultra-High-Density Monolithic 3D ICs," *IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference*, 2014. **INVITED PAPER.**
156. Taigon Song, Arthur Nieuwoudt, and Sung Kyu Lim, "Coupling Capacitance in Face-to-Face (F2F) Bonded 3D ICs: Trends and Implications," *IEEE Electronic Components and Technology Conference*, 2015.
157. Shreepad Panth, Kambiz Samadi, Yang Du, and Sung Kyu Lim, "Tier-Partitioning for Power Delivery vs Cooling Tradeoff in 3D VLSI for Mobile Applications," *ACM Design Automation Conference*, 2015.
158. Yarui Peng, Bon Woong Ku, Younsik Park, Kwang-Il Park, Seong-Jin Jang, Joo Sun Choi, and Sung Kyu Lim, "Design, Packaging, and Architectural Policy Co-Optimization for DC Power Integrity in 3D DRAM," *ACM Design Automation Conference*, 2015.
159. Hourieh Attarzadeh, Sung Kyu Lim, and Trond Ytterdal, "Stacking Integration Methodologies in 3D IC for 3D Ultrasound Image Processing Application: A Stochastic Flash ADC Design Case Study," *IEEE International Symposium on Circuits and Systems*, 2015
160. Neela Lohith Penmetsa, Christos Sotiriou, and Sung Kyu Lim, "Low Power Monolithic 3D IC Design of Asynchronous AES Core," *IEEE International Symposium on Asynchronous Circuits and Systems*, 2015.
161. Yarui Peng, Moongon Jung, Taigon Song, Yang Wan, and Sung Kyu Lim, "Thermal Impact Study of Block Folding and Face-to-Face Bonding in 3D IC," *IEEE International Interconnect Technology Conference*, 2015.

162. Taigon Song, Moongon Jung, Yang Wan, Yarui Peng, and Sung Kyu Lim, "3D IC Power Benefit Study Under Practical Design Considerations," *IEEE International Interconnect Technology Conference*, 2015.
163. Kyungwook Chang, Kartik Acharya, Saurabh Sinha, Brian Cline, Greg Yeric, and Sung Kyu Lim, "Power Benefit Study of Monolithic 3D IC at the 7nm Technology Node," *IEEE International Symposium on Low Power Electronics and Design*, 2015.
164. Sandeep Samal, Yang Li, Guoqing Chen, and Sung Kyu Lim, "Improving Performance in Near-Threshold Circuits Using 3D IC Technology," *IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference*, 2015.
165. Deepak Nayak, Srinivasa Banna, Sandeep Samal, and Sung Kyu Lim, "Power, Performance, and Cost Comparisons of Monolithic 3D ICs and TSV-based 3D ICs," *IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference*, 2015.
166. Taigon Song, Shreepad Panth, Yoo-Jin Chae, and Sung Kyu Lim, "Three-Tier 3D ICs for More Power Reduction: Strategies in CAD, Design, and Bonding Selection," *IEEE International Conference on Computer-Aided Design*, 2015.
167. Yarui Peng, Taigon Song, Dusan Petranovic, and Sung Kyu Lim, "Full-chip Inter-die Parasitic Extraction in Face-to-Face-Bonded 3D ICs," *IEEE International Conference on Computer-Aided Design*, 2015.
168. Tianchen Wang, Sandeep K. Samal, Sung Kyu Lim, and Yiyu Shi, "A Novel Entropy Production Based Full-Chip TSV Fatigue Analysis," *IEEE International Conference on Computer-Aided Design*, 2015.
169. Li Jiang, Pu Pang, Naifeng Jing, Sung Kyu Lim, Xiaoyao Liang, and Qiang Xu, "On Diagnosable and Tunable 3D Clock Network Design for Lifetime Reliability Enhancement," *IEEE International Test Conference*, 2015.
170. Sung Kyu Lim, "Bringing 3D ICs to Aerospace: Needs for Design Tools and Methodologies," *Government Microcircuit Applications & Critical Technology (GOMACTECH) Conference*, 2016.
171. Kartik Acharya, Kyungwook Chang, Bon Woong Ku, Shreepad Panth, Saurabh Sinha, Brian Cline, Greg Yeric, and Sung Kyu Lim, "Monolithic 3D IC Design: Power, Performance, and Area Impact at 7nm," *IEEE International Symposium on Quality Electronic Design*, 2016.
172. Sandeep Samal, Deepak Nayak, Motoi Ichihashi, Srinivasa Banna, and Sung Kyu Lim, "Impact of Transistor Technology on Power Saving in Monolithic 3D ICs," *International Symposium on VLSI Technology, Systems and Applications*, 2016.
173. Kyungwook Chang, Saurabh Sinha, Brian Cline, Greg Yeric, and Sung Kyu Lim, "Match-making for Monolithic 3D IC: Finding the Right Technology Node," *ACM Design Automation Conference*, 2016.
174. Yosef Borga, Daniel Limbrick, and Sung Kyu Lim, "Physical Design Factors that contribute to Routing Congestion in Monolithic 3D Integrated Circuits," *ACM International Workshop on Logic and Synthesis*, 2016.
175. Bon Woong Ku, Peter Debacker, Dragomir Milojevic, Praveen Raghavan, Diederik Verkest, Aaron Thean, and Sung Kyu Lim, "Physical Design Solutions to Tackle FEOL/BEOL Degradation in Gate-level Monolithic 3D ICs," *ACM/IEEE International Symposium on Low Power Electronics and Design*, 2016.
176. Kwang Min Kim, Saurabh Sinha, Brian Cline, Greg Yeric, and Sung Kyu Lim, "Four-tier Monolithic 3D ICs: Tier Partitioning Methodology and Power Benefit Study," *ACM/IEEE International Symposium on Low Power Electronics and Design*, 2016.
177. Sandeep Kumar Samal, Deepak Nayak, Motoi Ichihashi, Srinivasa Banna, and Sung Kyu Lim, "How to Cope with Slow Transistors in the Top-tier of Monolithic 3D ICs: Design Studies and CAD Solutions," *ACM/IEEE International Symposium on Low Power Electronics and Design*, 2016.
178. Sandeep Samal, Deepak Nayak, Motoi Ichihashi, Srinivasa Banna, and Sung Kyu Lim, "Monolithic 3D IC vs TSV-based 3D IC in 14nm FinFET Technology," *IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference*, 2016.

179. Bon Woong Ku, Peter Debacker, Dragomir Milojevic, Praveen Raghavan and Sung Kyu Lim, "How Much Cost Reduction Justifies the Adoption of Monolithic 3D ICs at 7nm Node?" *IEEE International Conference on Computer-Aided Design*, 2016.
180. Sandeep Kumar Samal, Deepak Nayak, Motoi Ichihashi, Srinivasa Banna and Sung Kyu Lim, "Tier Partitioning Strategy to Mitigate BEOL Degradation and Cost Issues in Monolithic 3D ICs," *IEEE International Conference on Computer-Aided Design*, 2016.
181. Kyungwook Chang, Saurabh Sinha, Brian Cline, Raney Southerland, Michael Doherty, Greg Yeric and Sung Kyu Lim, "Cascade2D: A Design-Aware Partitioning Approach to Monolithic 3D IC with 2D Commercial Tools," *IEEE International Conference on Computer-Aided Design*, 2016.
182. Jiajun Shi, Deepak Nayak, Srinivasa Banna, Robert Fox, Srikanth Samavedam, Sandeep Samal, and Sung Kyu Lim, "A 14nm Finfet Transistor-Level 3D Partitioning Design to Enable High-Performance and Low-Cost Monolithic 3D IC," *IEEE International Electron Devices Meeting*, 2016.
183. Can Rao, Yarui Peng, Tongqing Wang, Sung Kyu Lim, and Xinchun Lu, "Investigation of Post-Annealing Stress and Pop-Out in TSV Front-side CMP," *IEEE International Conference on Planarization/CMP Technology*, 2016. **BEST PAPER AWARD.**
184. Kyungwook Chang, Shidhartha Das, Saurabh Sinha, Brian Cline, Greg Yeric, and Sung Kyu Lim, "Frequency and Time Domain Analysis of Power Delivery Network for Monolithic 3D ICs," *ACM/IEEE International Symposium on Low Power Electronics and Design*, 2017.
185. Bon Woong Ku, Taigon Song, Arthur Nieuwoudt, and Sung Kyu Lim, "Transistor-Level Monolithic 3D Standard Cell Layout Optimization for Full-Chip Static Power Integrity," *ACM/IEEE International Symposium on Low Power Electronics and Design*, 2017.
186. Kyungwook Chang, Deepak Kadedotad, Yu Cao, Jae-sun Seo, and Sung Kyu Lim, "Monolithic 3D IC Designs for Low-Power Deep Neural Networks Targeting Speech Recognition," *ACM/IEEE International Symposium on Low Power Electronics and Design*, 2017.
187. Sandeep Kumar Samal, Sourabh Khandelwal, Asif Islam Khan, Sayeef Salahuddin, Chenming Hu, and Sung Kyu Lim, "Full Chip Power Benefits with Negative Capacitance FETs," *ACM/IEEE International Symposium on Low Power Electronics and Design*, 2017.
188. Kyungwook Chang, Abhishek Koneru, Krishnendu Chakrabarty, and Sung Kyu Lim, "Design Automation and Testing of Monolithic 3D ICs: Opportunities, Challenges, and Solutions," *IEEE International Conference on Computer-Aided Design*, 2017.
189. Kyungwook Chang, Bon Woong Ku, Saurabh Sinha, and Sung Kyu Lim, "Full-chip Monolithic 3D IC Design and Power Performance Analysis with ASAP7 Library," *IEEE International Conference on Computer-Aided Design*, 2017.
190. Yarui Peng, Dusan Petranovic, and Sung Kyu Lim, "Chip/Package Co-Analysis and Inductance Extraction for Fan-Out Wafer-Level-Packaging," *IEEE Conference on Electrical Performance of Electronic Packaging and Systems*, 2017.
191. A. Mallik, A. Vandooren, L. Witters, A. Walke, J. Franco, Y. Sherazi, P. Weckx, D. Yakimets, M. Bardon, B. Parvais, P. Debacker, B. W. Ku, S. K. Lim, A. Mocuta, D. Mocuta, J. Ryckaert, N. Collaert, and P. Raghavan, "The Impact of Sequential-3D Integration on Semiconductor Scaling Roadmap," *IEEE International Electron Devices Meeting*, 2017.
192. Catherine D. Schuman, Raphael Pooser, Tiffany Mintz, Md Musabbir Adnan, Garrett S. Rose, Bon Woong Ku, and Sung Kyu Lim, "Simulating and Estimating the Behavior of a Neuromorphic Co-Processor," *International Workshop on Post Moore's Era Supercomputing*, 2017.
193. Austin Wyer, Md Musabbir Adnan, Bonwoong Ku, Sung Kyu Lim, Catherine D Schuman, Raphael Pooser, and Garrett Rose, "Evaluating online-learning in memristive neuromorphic circuits," *Neuromorphic Computing Symposium*, 2017.

194. Yarui Peng, Dusan Petranovic, and Sung Kyu Lim, "Die-to-Package Coupling Extraction for Fan-Out Wafer-Level-Packaging," *IEEE Electrical Design of Advanced Packaging and Systems Symposium*, 2017. **BEST PAPER AWARD.**
195. Bon Woong Ku, Kyungwook Chang, and Sung Kyu Lim, "Compact-2D: A Physical Design Methodology to Build Commercial-Quality Face-to-Face-Bonded 3D ICs," *ACM International Symposium on Physical Design*, 2018. **NOMINATED FOR BEST PAPER AWARD.**
196. Pu Pang, Yixun Zhang, Tianjian Li, Sung Kyu Lim, Quan Chen, Xiaoyao Liang, and Li Jiang, "In-growth Test for Monolithic 3D SRAM," *Design, Automation and Test in Europe*, 2018.
197. Anthony Agnesina, Amanvir Sidana, James Yamaguchi, Christian Krutzik, John Carson, Jean Yang-Scharlotta, and Sung Kyu Lim, "A Novel 3D DRAM Memory Cube Architecture for Space Applications," *ACM Design Automation Conference*, 2018.
198. Bon Woong Ku, Yu Liu, Yingyezhe Jin, Sandeep Samal, Peng Li, and Sung Kyu Lim, "Design and Architectural Co-optimization of Monolithic 3D Liquid State Machine-based Neuromorphic Processor," *ACM Design Automation Conference*, 2018.
199. Kyungwook Chang, Sai Pentapati, Da Eun Shim, and Sung Kyu Lim, "Road to High-Performance 3D ICs: Performance Optimization Methodologies for Monolithic 3D ICs," *ACM/IEEE International Symposium on Low Power Electronics and Design*, 2018.
200. Bon Woong Ku, Yu Liu, Yingyezhe Jin, Peng Li, and Sung Kyu Lim, "Area-efficient Low-power Face-to-Face-bonded 3D Liquid State Machine Design in the Internet-of-Things Era," *IEEE International Conference on Computer-Aided Design*, 2018.
201. M. Lee, J. Kim, A. Singh, H. M. Torun, M. Swaminathan, S. K. Lim, and S. Mukhopadhyay, "On the Design of Energy-Efficient I/O Circuits for Interposer-based 2.5D System-in-Package," *IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference*, 2018.
202. Md Musabbir Adnan, Sagarvarma Sayyaparaju, Garrett S. Rose, Catherine D. Schuman, Bon Woong Ku, and Sung Kyu Lim, "A Twin Memristor Synapse for Spike Timing Dependent Learning in Neuromorphic Systems," *IEEE International System-on-chip Conference*, 2018.
203. Minah Lee, Arvind Singh, Hakki Mert Torun, Jinwoo Kim, Sung Kyu Lim, Madhavan Swaminathan, and Saibal Mukhopadhyay, "Automated Generation of All-Digital IO Library Cells for System-in-Package Integration of Multiple Dies," *IEEE Electrical Performance of Electronic Packaging and Systems*, 2018.
204. Minah Lee, Arvind Singh, Hakki Mert Torun, Jinwoo Kim, Sung Kyu Lim, Madhavan Swaminathan, and Saibal Mukhopadhyay, "Automated Generation of All-Digital I/O Library Cells for Multiple Dies in System-in-Package Integration," *Government Microcircuit Application and Critical Technology Conference (GOMACTech)*, 2019.
205. Hakki Torun, Nihar Dasari, Arvind Singh, Minah Lee, Jinwoo Kim, Heechun Park, Hyouk Joon Kwon, Eric Qin, Tushar Krishna, Sung Kyu Lim, Saibal Mukhopadhyay, and Madhavan Swaminathan, "Design Space Exploration of Power Delivery in Heterogeneous Integration," *Government Microcircuit Application and Critical Technology Conference (GOMACTech)*, 2019.
206. Jinwoo Kim, Eric Qin, Heechun Park, Tushar Krishna, and Sung Kyu Lim, "Enabling Heterogeneous IP Reuse with Interposer-based 2.5D ICs and Custom Interface Protocol," *Government Microcircuit Application and Critical Technology Conference (GOMACTech)*, 2019.
207. Anthony Agnesina, James Yamaguchi, Christian Krutzik, John Carson, Jean Yang-Scharlotta, and Sung Kyu Lim, "Bringing 3D COTS DRAM Memory Cubes to Space," *IEEE Aerospace Conference*, 2019.
208. Da Eun Shim, Amanvir Sidana, James Yamaguchi, Christian Krutzik, Dan Nakamura, and Sung Kyu Lim, "FLASHRAD: A Reliable 3D Rad Hard Flash Memory Cube Utilizing COTS for Space," *IEEE Aerospace Conference*, 2019.

209. Sung Kyu Lim, Saibal Mukhopadhyay, and Krishnendu Chakrabarty, “RTL-to-GDS Tool Flow and Design-for-Test Solutions for Monolithic 3D ICs,” *ACM Design Automation Conference*, 2019. **INVITED PAPER.**
210. Jinwoo Kim, Gauthaman Murali, Heechun Park, Eric Qin, Hyoukjun Kwon, Venkata Chaitanya Krishna Chekuri, Nihar Dasari, Arvind Singh, Minah Lee, Hakki Mert Torun, Kallol Roy, Madhavan Swaminathan, Saibal Mukhopadhyay, Tushar Krishna and Sung Kyu Lim, “Architecture, Chip, and Package Co-design Flow for 2.5D Integration of Reusable IP Chipleets,” *ACM Design Automation Conference*, 2019.
211. Arjun Chaudhuri, Sanmitra Banerjee, Heechun Park, Bon Woong Ku, Krishnendu Chakrabarty, and Sung Kyu Lim, “Built-in Self-Test for Inter-Layer Vias in Monolithic 3D ICs,” *IEEE European Test Symposium*, 2019.
212. Sai Pentapati and Sung Kyu Lim, “Logic Monolithic 3D ICs: PPA Benefits and EDA Tools Necessary,” *ACM Great Lakes Symposium on VLSI*, 2019. **INVITED PAPER.**
213. Da Eun Shim, Sai Pentapati, Jeehyun Lee, Yun Seop Yu, and Sung Kyu Lim, “Tier Partitioning and Flip-flop Relocation Methods for Clock Trees in Monolithic 3D ICs,” *ACM/IEEE International Symposium on Low Power Electronics and Design*, 2019.
214. Anthony Agnesina, Etienne Lepercq, Jose Escobedo, and Sung Kyu Lim, “Reducing Compilation Effort in Commercial FPGA Emulation Systems Using Machine Learning,” *IEEE International Conference on Computer-Aided Design*, 2019. **NOMINATED FOR BEST PAPER AWARD.**
215. Yi-Chen Lu, Jeehyun Lee, Anthony Agnesina, Kambiz Samadi, and Sung Kyu Lim, “GAN-CTS: A Generative Adversarial Framework for Clock Tree Prediction and Optimization,” *IEEE International Conference on Computer-Aided Design*, 2019. **NOMINATED FOR BEST PAPER AWARD.**
216. Hakki Torun, Huan Yu, Nihar Dasari, Venkata Chaitanya Krishna Chekuri, Arvind Singh, Jinwoo Kim, Sung Kyu Lim, Saibal Mukhopadhyay and Madhavan Swaminathan, “A Spectral Convolutional Net for Co-Optimization of Integrated Voltage Regulators and Embedded Inductors,” *IEEE International Conference on Computer-Aided Design*, 2019.
217. Catherine D. Schuman, Kathleen Hamilton, Tiffany Mintz, Md Musabbir Adnan, Bonwoong Ku, Sung Kyu Lim, and Garrett Rose, “Shortest Path and Neighborhood Subgraph Extraction on a Spiking Memristive Neuro-morphic Implementation,” *Neuro-inspired Computational Elements Workshop*, 2019.
218. Lennart Bamberg, Lingjun Zhu, Sai Pentapati, Da Eun Shim, Alberto Garcia-Ortiz, and Sung Kyu Lim, “Macro-3D: A Physical Design Methodology for Face-to-Face-Stacked Heterogeneous 3D ICs,” *Design, Automation and Test in Europe*, 2020.
219. Heechun Park, Bon Woong Ku, Kyungwook Chang, Da Eun Shim, and Sung Kyu Lim, “Pseudo-3D Approaches for Commercial-Grade RTL-to-GDS Tool Flow Targeting Monolithic 3D ICs,” *ACM International Symposium on Physical Design*, 2020.
220. Lingjun Zhu, Kyungwook Chang, Dusan Petranovic, Saurabh Sinha, Yun Seop Yu, and Sung Kyu Lim, “Full-Chip Electro-Thermal Coupling Extraction and Analysis for Face-to-Face Bonded 3D ICs,” *ACM International Symposium on Physical Design*, 2020. **INVITED PAPER.**
221. Jinwoo Kim, Heechun Park, Edward Lee, Daehyun Kim, Arjun Chaudhuri, Sanmitra Banerjee, Mark Nelson, Krishnendu Chakrabarty, Saibal Mukhopadhyay, and Sung Kyu Lim, “RTL-to-GDS Design Tools for Monolithic 3D ICs Built with Carbon Nanotube Transistors and Resistive Memory,” *Government Microcircuit Applications and Critical Technonogy (GOMACTech) Conference*, 2020.
222. Yi-Chen Lu, Sai Surya Kiran Pentapati, Lingjun Zhu, Kambiz Samadi, and Sung Kyu Lim, “TP-GNN: A Graph Neural Network Framework for Tier Partitioning in Monolithic 3D ICs,” *ACM Design Automation Conference*, 2020. **NOMINATED FOR BEST PAPER AWARD.**
223. Fares Elsabbagh, Blaise Tine, Apurve Chawda, Will Gulian, Yaotian Feng, Da Eun Shim, Priyadarshini Roshan, Ethan Lyons, Lingjun Zhu, Sung Kyu Lim, and Hyesoon Kim, “Vortex: An Open Source Reconfigurable RISC-V GPGPU Accelerator for Architecture Research,” *Hot Chips: A Symposium on High Performance Chips*, 2020.

224. Bon Woong Ku and Sung Kyu Lim, "Pin-in-the-Middle: An Efficient Block Pin Assignment Methodology for Block-level Monolithic 3D ICs," *ACM/IEEE International Symposium on Low Power Electronics and Design*, 2020.
225. Victor Huang, Da Eun Shim, Jinwoo Kim, Sai Pentapati, Sung Kyu Lim, and Azad Naemi, "Modeling and Benchmarking Back End Of The Line Technologies on Circuit Designs at Advanced Nodes," *IEEE International Interconnect Technology Conference*, 2020.
226. Anthony Agnesina, Kyungwook Chang, and Sung Kyu Lim, "VLSI Placement Parameter Optimization using Deep Reinforcement Learning," *IEEE International Conference on Computer-Aided Design*, 2020.
227. Sai Pentapati, Kyungwook Chang, Vassilios Gerousis, Rwik Sengupta, and Sung Kyu Lim, "Pin-3D: A Physical Synthesis and Post-Layout Optimization Flow for Heterogeneous Monolithic 3D ICs," *IEEE International Conference on Computer-Aided Design*, 2020.
228. Yi-Chen Lu, Siddhartha Nath, Sai Pentapati and Sung Kyu Lim, "A Fast Learning-Driven Signoff Power Optimization Framework," *IEEE International Conference on Computer-Aided Design*, 2020.
229. Jinwoo Kim, Gauthaman Murali, Pruek Vanna-iampikul, Edward Lee, Daehyun Kim, Arjun Chaudhuri, Sanmitra Banerjee, Krishnendu Chakrabarty, Saibal Mukhopadhyay, and Sung Kyu Lim, "RTL-to-GDS Design Tools for Monolithic 3D ICs," *IEEE International Conference on Computer-Aided Design*, 2020.
230. Brian Crafton, Samuel Spetalnick, Gauthaman Murali, Tushar Krishna, Sung-Kyu Lim and Arijit Raychowdhury, "Breaking Barriers: Maximizing Array Utilization for Compute In-Memory Fabrics," *IFIP/IEEE International Conference on Very Large Scale Integration*, 2020. **BEST PAPER AWARD.**
231. Jinwoo Kim, Venkata Chaitanya Krishna Chekuri, Nael Mizanur Rahman, Majid Ahadi Dolatsara, Hakki Torun, Madhavan Swaminathan, Saibal Mukhopadhyay and Sung Kyu Lim, "Silicon vs. Organic Interposer: PPA and Reliability Tradeoffs in Heterogeneous 2.5D Chiplet Integration," *IEEE International Conference on Computer Design*, 2020. **BEST PAPER AWARD.**
232. Anthony Agnesina, Da Eun Shim, James Yamaguchi, Christian Krutzik, John Carson, Daniel Nakamura and Sung Kyu Lim, "A Fault-Tolerant and High-Speed Memory Controller Targeting 3D Flash Memory Cubes for Space Applications," *IEEE International Conference on Computer Design*, 2020.
233. Shao-Chun Hung, Yi-Chen Lu, Sung Kyu Lim, and Krishnendu Chakrabarty, "Power Supply Noise-Aware Scan Test Pattern Reshaping for At-Speed Delay Fault Testing of Monolithic 3D ICs," *IEEE Asian Test Symposium*, 2020.
234. Anthony Agnesina, Sai Pentapati, and Sung Kyu Lim, "A General Framework For VLSI Tool Parameter Optimization with Deep Reinforcement Learning," *Workshop on ML for Systems at NeurIPS*, 2021.
235. Yi-Chen Lu, Sai Pentapati, and Sung Kyu Lim, "The Law of Attraction: Affinity-Aware Placement Optimization using Graph Neural Networks," *Workshop on ML for Systems at NeurIPS*, 2021.
236. Gauthaman Murali and Sung Kyu Lim, "Heterogeneous 3D ICs: Current Status and Future Directions for Physical Design Technologies," *Design, Automation and Test in Europe*, 2021.
237. Sai Surya Kiran Pentapati, Bon Woong Ku, and Sung Kyu Lim, "ML-based Wire RC Prediction in Monolithic 3D ICs with an Application to Full-Chip Optimization," *ACM International Symposium on Physical Design*, 2021.
238. Pruek Vanna-Iampikul, Chengjia Shao, Yi-Chen Lu, Sai Pentapati, and Sung Kyu Lim, "Snap-3D: A Constrained Placement-Driven Physical Design Methodology for Face-to-Face-Bonded 3D ICs," *ACM International Symposium on Physical Design*, 2021. **NOMINATED FOR BEST PAPER AWARD.**
239. Yi-Chen Lu, Sai Pentapati, and Sung Kyu Lim, "The Law of Attraction: Affinity-Aware Placement Optimization using Graph Neural Networks," *ACM International Symposium on Physical Design*, 2021. **NOMINATED FOR BEST PAPER AWARD.**

240. Lingjun Zhu and Sung Kyu Lim, "Physical Design Challenges and Solutions for Emerging Heterogeneous 3D Integration Technologies," *ACM International Symposium on Physical Design*, 2021. **INVITED PAPER.**
241. Bahar Asgari, Ramyad Hadidi, Jiashen Cao, Da Eun Shim, Sung-Kyu Lim, and Hyesoon Kim, "FAFNIR: Accelerating Sparse Gathering by Using Efficient Near-Memory Intelligent Reduction," *IEEE International Symposium on High-Performance Computer Architecture*, 2021.
242. Brian Crafton, Arijit Raychowdhury, and Sung Kyu Lim. "Automatic generation of translators for packet-based and emerging protocols," *IEEE International Symposium on Quality Electronic Design*, 2021.
243. Jan Moritz Joseph, Ananda Samajdar, Lingjun Zhu, Rainer Leupers, Sung Kyu Lim, Thilo Pionteck, and Tushar Krishna, "Architecture, Dataflow and Physical Design Implications of 3D-ICs for DNN-Accelerators," *IEEE International Symposium on Quality Electronic Design*, 2021.
244. Sai Pentapati and Sung Kyu Lim, "Heterogeneous Monolithic 3D IC Designs: Challenges, EDA Solutions, and Power, Performance, Cost Tradeoffs," *ACM Design Automation Conference*, 2021.
245. Yi-Chen Lu, Siddhartha Nath, Vishal Khandelwal, and Sung Kyu Lim, "RL-Sizer: VLSI Gate Sizing for Timing Optimization using Deep Reinforcement Learning," *ACM Design Automation Conference*, 2021.
246. Jinwoo Kim, Lingjun Zhu, Hakki Mert Torun, Madhavan Swaminathan, and Sung Kyu Lim, "Micro-bumping, Hybrid Bonding, or Monolithic? A PPA Comparative Study for Emerging Heterogeneous 3D Integration Options," *ACM Design Automation Conference*, 2021.
247. Anthony Agnesina, Moritz Brunion, Jinwoo Kim, Alberto Garcia-Ortiz, Dragomir Milojevic, Francky Catthoor, Manu Perumkunnil and Sung Kyu Lim, "Power, Performance, Area and Cost Analysis of Memory-on-Logic Face-to-Face Bonded 3D Processor Designs," *ACM/IEEE International Symposium on Low Power Electronics and Design*, 2021. **NOMINATED FOR BEST PAPER AWARD.**
248. Lingjun Zhu, Saurabh Sinha, Tuan Ta, Rossana Liu, Rahul Mathur, Xiaoqing Xu, Shidhartha Das, Ankit Kaul, Alejandro Rico, Doug Joseph, Brian Cline and Sung Kyu Lim, "Power Delivery and Thermal-Aware Arm-Based Multi-Tier 3D Architecture," *ACM/IEEE International Symposium on Low Power Electronics and Design*, 2021.
249. Sanmitra Banerjee, Arjun Chaudhuri, Jinwoo Kim, Gauthaman Murali, Marc Nelson, Sung Kyu Lim, and Krishnendu Chakrabarty, "ParaMitE: Mitigating parasitic CNFETs in the presence of unetched CNTs," *IEEE International Conference on Computer-Aided Design*, 2021.
250. Yi-Chen Lu, Siddhartha Nath, Vishal Khandelwal, and Sung Kyu Lim, "Doomed Run Prediction in Physical Design by Exploiting Sequential Flow and Graph Learning," *IEEE International Conference on Computer-Aided Design*, 2021.
251. Johann Knechtel, Jayanth Gopinath, Jitendra Bhandari, Mohammed Ashraf, Hussam Amrouch, Shekhar Borkar, Sung Kyu Lim, Ozgur Sinanoglu, and Ramesh Karri, "Security Closure of Physical Layouts," *IEEE International Conference on Computer-Aided Design*, 2021.
252. Yandong Luo, Sourav Dutta, Ankit Kaul, Sung Kyu Lim, Muhannad Bakir, Suman Datta, and Shimeng Yu, "Monolithic 3D Compute-in-Memory Accelerator with BEOL Transistor based Reconfigurable Interconnect," *IEEE International Electron Devices Meeting*, 2021. **INVITED PAPER.**
253. Matheus Cavalcante, Anthony Agnesina, Samuel Riedel, Moritz Brunion, Alberto Garcia-Ortiz, Dragomir Milojevic, Francky Catthoor, Sung Kyu Lim, and Luca Benini, "MemPool-3D: Boosting Performance and Efficiency of Shared-L1 Memory Many-Core Clusters with 3D Integration," *Design, Automation and Test in Europe*, 2022.
254. Gauthaman Murali, Sandra Maria Shaji, Anthony Agnesina, Guojie Luo, and Sung Kyu Lim, "ART-3D: Analytical 3D Placement with Reinforced Parameter Tuning for Monolithic 3D ICs," *ACM International Symposium on Physical Design*, 2022.
255. Sai Pentapati and Sung Kyu Lim, "Routing Layer Sharing: A New Opportunity for Routing Optimization in Monolithic 3D ICs," *ACM International Symposium on Physical Design*, 2022.

256. Anthony Agnesina, Moritz Brunion, Alberto Garcia-Ortiz, Francky Catthoor, Dragomir Milojevic, Manu Komalan, Matheus Cavalcante, Samuel Riedel, Luca Benini, and Sung Kyu Lim, "Hier-3D: A Hierarchical Physical Design Methodology for Face-to-Face Bonded 3D ICs," *ACM/IEEE International Symposium on Low Power Electronics and Design*, 2022. **BEST PAPER AWARD.**
257. Lingjun Zhu, Nesara Bethur, Yi-Chen Lu, Youngsang Cho, Yunhyeok Im, and Sung Kyu Lim, "3D IC Tier Partitioning of Memory Macros: PPA vs. Thermal Tradeoffs," *ACM/IEEE International Symposium on Low Power Electronics and Design*, 2022.
258. Yi-Chen Lu and Sung Kyu Lim, "On Advancing Physical Design using Graph Neural Networks," *IEEE International Conference on Computer-Aided Design*, 2022.
259. Yi-Chen Lu, Wei-Ting Chan, Vishal Khandelwal, and Sung Kyu Lim, "Driving Early Physical Synthesis Exploration through End-of-Flow Total Power Prediction," *ACM/IEEE Workshop on Machine Learning for CAD*, 2022.
260. Yi-Chen Lu, Tian Yang, Sung Kyu Lim, and Haoxing Ren, "Placement Optimization via PPA-Directed Graph Clustering," *ACM/IEEE Workshop on Machine Learning for CAD*, 2022. **BEST STUDENT PAPER AWARD.**
261. Tathagata Srimani, Robert Radway, Jinwoo Kim, Kartik Prabhu, Dennis Rich, Carlo Gilardi, Priyanka Raina, Max Shulaker, Sung Kyu Lim, and Subhasish Mitra, "Ultra-Dense 3D Physical Design Unlocks New Architectural Design Points with Large Benefits," *Design, Automation and Test in Europe*, 2023.
262. Jonti Talukdar, Arjun Chaudhuri, Jinwoo Kim, Sung Kyu Lim, and Krishnendu Chakrabarty, "Securing Heterogeneous 2.5D ICs Against IP Theft through Dynamic Interposer Obfuscation," *Design, Automation and Test in Europe*, 2023.
263. Yi-Chen Lu, Haoxing Ren, Hao-Hsiang Hsiao, and Sung Kyu Lim, "DREAM-GAN: Advancing DREAMPlace towards Commercial-Quality using Generative Adversarial Learning," *ACM International Symposium on Physical Design*, 2023.
264. Sai Pentapati, Yen-Hsiang Huang, and Sung Kyu Lim, "On Legalization of Die Bonding Bumps and Pads for 3D ICs," *ACM International Symposium on Physical Design*, 2023.
265. Narasinga Rao Miniskar, Pruek Vanna-iampikul, Aaron Young, Sung Kyu Lim, Frank Liu, Jieun Yoo, Corrinne Mills, Nhan Tran, Farah Fahim, and Jeffrey S. Vetter, "A 3D Implementation of Convolutional Neural Network for Fast Inference," *IEEE International Symposium on Circuits & Systems*, 2023.
266. Pruek Vanna-iampikul, Lingjun Zhu, Serhat Erdogan, Mohanalingam Kathaperumal, Ravi Agarwal, Ram Gupta, Kevin Rinebold, and Sung Kyu Lim, "Glass Interposer Integration of Logic and Memory Chiplets: PPA and Signal/Power Integrity Benefits," *ACM Design Automation Conference*, 2023.
267. Yi-Chen Lu, Wei-Ting Chan, Deyuan Guo, Sudipto Kundu, Vishal Khandelwal, and Sung Kyu Lim, "RL-CCD: Concurrent Clock and Data Optimization using Attention-Based Self-Supervised Reinforcement Learning," *ACM Design Automation Conference*, 2023. **BEST PAPER AWARD.**
268. Lingjun Zhu and Sung Kyu Lim, "Design Automation Needs for Monolithic 3D ICs: Accomplishments and Gaps," *ACM Design Automation Conference*, 2023. **INVITED PAPER.**
269. Sandra Shaji, Lingjun Zhu, Junsik Yoon, and Sung Kyu Lim, "A Comparative Study on Front-Side, Buried and Back-Side Power Rail topologies in 3nm Technology Node," *ACM/IEEE International Symposium on Low Power Electronics and Design*, 2023.
270. Gauthaman Murali, Aditya Iyer, Navneeth Ravichandran and Sung Kyu Lim, "3DNN-Xplorer: A Machine Learning Framework for Design Space Exploration of Heterogeneous 3D DNN Accelerators," *IEEE/ACM International Conference On Computer-Aided Design*, 2023.
271. Hao-Hsiang Hsiao, Yi-Chen Lu, Pruek Vanna-iampikul, and Sung Kyu Lim, "FastTuner: Transferable Physical Design Parameter Optimization using Fast Reinforcement Learning," *ACM International Symposium on Physical Design*, 2024.

272. Pruek Vanna-iampikul, Hang Yang, Jungyoun Kwak, Joyce X Hu, Amaan Rahman, Nesara Eranna Bethur, Cong Hao, Shimeng Yu, and Sung Kyu Lim, "A Design Methodology for Back-side Power and Clock Routing Co-Optimization," *IEEE Symposium on VLSI Technology & Circuits*, 2024.
273. Hao-Hsiang Hsiao, Pruek Vanna-iampikul, Yi-Chen Lu, and Sung Kyu Lim, "ML-based Physical Design Parameter Optimization for 3D ICs: From Parameter Selection to Optimization," *ACM Design Automation Conference*, 2024.
274. Nesara Eranna Bethur, Pruek Vanna-iampikul, Odysseas Zografos, Lingjun Zhu, Giuliano Sisto, Dragomir Milojevic, Alberto Garcia-Ortiz, Geert Hellings, Julien Ryckaert, Francky Catthoor, and Sung Kyu Lim, "GNN-assisted Back-side Clock Routing Methodology for Advance Technologies," *ACM Design Automation Conference*, 2024.
275. Lingjun Zhu, Jiawei Hu, Gauthaman Murali, and Sung Kyu Lim, "Hetero-3D: PPA and Power Delivery Benefits of Heterogeneous 3D ICs with a Customized Physical Design Flow", *ACM/IEEE International Symposium on Low Power Electronics and Design*, 2024.
276. Aditya Iyer, Daehyun Kim, Saibal Mukhopadhyay, and Sung Kyu Lim, "Multi-Tier 3D SRAM Module Design: Targeting Bit-Line and Word-Line Folding", *IEEE/ACM International Conference on Computer-Aided Design*, 2024.
277. Boxun Xu, Junyoung Hwang, Pruek Vanna-iampikul, Sung Kyu Lim, and Peng Li, "Spiking Transformer Hardware Accelerators in 3D Integration", *IEEE/ACM International Conference on Computer-Aided Design*, 2024.
278. Seungmin Woo, Pruek Vanna-iampikul, and Sung Kyu Lim, "AI-Driven Evaluation and Optimization of Bump Pitch Effects on Chiplet and Interposer Design Quality", *IEEE/ACM International Conference on Computer-Aided Design*, 2024.
279. Zheng Yang, Zhen Zhuang, Bei Yu, Tsung-Yi Ho, Martin D.F. Wong, and Sung Kyu Lim, "ML-Based Fine-Grained Modeling of DC Current Crowding in Power Delivery TSVs for Face-to-Face 3D ICs", *ACM International Symposium on Physical Design*, 2025.
280. Pruek Vanna-iampikul, Junsik Yoon, Chaeryung Park, Gary Yeap, and Sung Kyu Lim, "Placement-Aware 3D Net-to-Pad Assignment for Array-Style Hybrid Bonding 3D ICs", *ACM International Symposium on Physical Design*, 2025.

5.4 Patents

1. Sung Kyu Lim and Yang Du, "Clock Skew Compensation with Adaptive Body Biasing in Three-Dimensional Integrated Circuits," **US Patent 9,256,246**.
2. Sung Kyu Lim, Kambiz Samadi, and Yang Du, "Intellectual Property Block Design With Folded Blocks and Duplicated Pins For 3D Integrated Circuits," **US Patent 9,483,598**.
3. Sung Kyu Lim, Kambiz Samadi, Pratyush Kamal, and Yang Du, "Clock Tree Synthesis for Low Cost Pre-Bond Testing of 3D Integrated Circuits," **US Patent 9,508,615**.
4. Sung Kyu Lim, Karam Chatha, Kambiz Samadi, and Yang Du, "Memory Controller Placement in a Three-Dimensional Integrated Circuit Employing Distributed Through-Silicon-Via Farms," **US Patent 9,626,311**.
5. Sung Kyu Lim, Kambiz Samadi, and Yang Du, "Power Delivery Network Design for Monolithic Three Dimensional Integrated Circuit," US Patent Pending **US Patent 9,741,691**.
6. Sung Kyu Lim, Ratibor Radojic, and Yang Du, "Through-Silicon Via (TSV) Crack Sensors for Detecting TSV Cracks in Three-dimensional Integrated Circuits and Related Methods and Systems," **US Patent 9,869,713**.
7. Sung Kyu Lim, Kambiz Samadi, Pratyush Kamal, and Yang Du, "High Quality Physical Design for Monolithic Three-Dimensional Integrated Circuits Using Two-Dimensional Integrated Circuit Design Tools," US Patent Pending.

8. Sung Kyu Lim, Francois Atallah, Rashid Attar, Keith Bowman, Yang Du, Juzer Fatehi, Jai Kumar, Yu Pu, Giby Samson, and Kendrick Yuen, "Clock Tree Design Method for Ultra-Wide Voltage Range Circuits," US Patent Pending.

5.5 Presentations

5.5.1 Invited Keynote Talks

1. "Electrical Design, Modeling & Characterization for 3D Package," Samsung Future Technology Forum, Hwasung, March 28, 2012. **KEYNOTE SPEECH.**
2. "3D IC Design and CAD Research: Challenges and Opportunities," Design, Automation, and Test in Europe (DATE), Workshop on 3D Integration, Grenoble, France. Invited by Prof. Qiang Xu. March 22, 2013. **KEYNOTE SPEECH.**
3. "Modeling, Design, and EDA Research for Stacked-Die 3D IC at GTCAD Lab," International SoC Design Conference (ISOCC), Jeju, Korea. Invited by Prof. Jun Rim Choi. November 5, 2014. **KEYNOTE SPEECH.**
4. "Opportunities and Challenges of 3D ICs in Space Computing," Fault-Tolerant Spaceborne Computing Employing New Technologies, Albuquerque, NM. Invited by Larry Bergman. May 27, 2015. **KEYNOTE SPEECH.**
5. "Going 3D for the Next Generation Designs: New Benefits, Challenges, and Tool Needs," Cadence Summit, San Jose, CA. Invited by Dr. Patrick Hasper, December 10, 2015. **KEYNOTE SPEECH.**
6. "Device, Chip, and Package Co-Optimization for Future 3D IC Memory and Logic Products," International Sandisk Technology Conference, Milpitas, CA. Invited by Dr. Suresh Upadhyayula, March 8, 2016. **KEYNOTE SPEECH.**
7. "Emerging Trends in Heterogeneous System Integration Using 2.5D and 3D IC Technologies," International Conference on Smart Media and Applications, Salamanca, Spain. Invited by Prof. Jin-Gwang Koh, June 25, 2018. **KEYNOTE SPEECH.**
8. "Machine Learning-Powered VLSI Physical Design Tools and Methodologies," Product Enablement Solution Group, AI CAD Workshop, Intel Corporation. Invited by Dr. Harald Gossner (Intel), November 2, 2020. **KEYNOTE SPEECH.**
9. "Electronic Design Automation Needs and Status for Die-Stacked Digital 3D Integrated Circuits," Intel Future Integrated Systems and Technologies Summit (iFISTs). Invited by Dr. Joshua Fryman (Intel), November 3, 2022. **KEYNOTE SPEECH.**
10. "Glass Interposer Integration of Logic and Memory Chipllets: PPA and Reliability Benefits," International Symposium on Microelectronics and Packaging. Invited by Dr. Kwang-Seong Choi (ETRI), November 10, 2022. **KEYNOTE SPEECH.**
11. "Machine Learning-Powered VLSI Physical Design Automation," IEEE Electronic Design Process Symposium. Invited by Dr. Chris Cheng (HP), October 5, 2023. **KEYNOTE SPEECH.**
12. "Quantified Benchmarking: A Key Role of Electronic Design Automation in Heterogenous Integration Era," Qualcomm Core PPA Optimization (QCPO) Summit. Invited by the QCPO Committee, November 7, 2023. **KEYNOTE SPEECH.**

5.5.2 Invited Tutorials

1. "3D IC and TSV Reliability: What Are the Burning Issues and Their Potential Solutions?" *IEEE/ACM Asia South Pacific Design Automation Conference (ASPDAC)*, Sydney, Australia. January 30, 2012.
2. "System-level Design and Analysis for Thermo-Electro-Mechanical Reliability in Through-Silicon-Via Based 3D ICs," *IEEE International Reliability Physics Symposium (IRPS)*, Anaheim, USA. April 15, 2012.

3. "Design of 3D ICs: From Concept to Practice," *IEEE International Symposium on Quality Electronic Design (ISQED)*, Santa Clara, USA. March 4, 2013.
4. "Design for Monolithic 3D IC," *IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)*, San Francisco, USA. October 6, 2014.
5. "How To Build Irresistible 3D IC Physical Layouts: Tools, Methodologies, and Case Studies," *ACM Design Automation Conference*, Austin, USA. June 7, 2016.
6. "Design and CAD Research for Monolithic 3D ICs: Recent Advancement," *IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)*, San Francisco, USA. October 11, 2016.
7. "State-of-the-Art in RTL-to-GDS Tools for Monolithic 3D ICs," *ACM Design Automation Conference*, Las Vegas, USA. June, 2019.

5.5.3 Invited Panels

1. "3D IC: Advanced Packaging Beyond Chiplets," *Chiplets for HPC and Advanced Sensors Workshop*, Chaired by John Shalf. Berkeley, USA. August 15, 2023.
2. "Panel on Multi-die Heterogenous Integration," *IEEE Electronic Design Process Symposium*, Chaired by Shankar Hemmady. San Jose, USA. October 5, 2023.
3. "IEEE EPS and CEDA Joint Panel on Co-Design for AI," *IEEE International Microsystems, Packaging, Assembly and Circuits Technology Conference*, Chaired by CP Hung. Taipei, Taiwan. October 26, 2023.

5.5.4 Invited Conference & Workshop Talks

1. "Thermal/Power-Aware Physical Design for 3D ICs," Georgia Institute of Technology, Atlanta. Invited by Prof. Paul Kohl. May 7, 2007.
2. "Co-Optimization and Limit Study of Signal, Power, and Thermal Distribution Networks in 3D ICs," Georgia Institute of Technology, Atlanta. Invited by Prof. Paul Kohl. August 28, 2008.
3. "Co-Optimization and Limit Study of Signal, Power, and Thermal Distribution Networks in 3D ICs," Workshop on Integrated CAD Tools for Next Generation Thermal Management Methodologies and Devices: Status and Needs, Georgia Institute of Technology, Atlanta. Invited by Prof. Paul Kohl. November 17, 2008.
4. "3D VLSI Design with Through-Silicon-Via: Challenges and Opportunities," Electronic Design Processes (EDP) Symposium Workshop, Monterey. Invited by Dr. Dwight Hill. April 9, 2010.
5. "Designing Future 3D ICs: Benefits and Challenges," First Workshop on 3D Integration, Focus Center Research Program (FCRP). On-line. Invited by Dr. Paul Kohl. February 11, 2011.
6. "Design Tradeoff Studies for the 3D Integration in Extreme Scale," Second Workshop on 3D Integration, Focus Center Research Program (FCRP). On-line. Invited by Dr. Paul Kohl. March 10, 2012.
7. "Design for Electro-Thermo-Mechanical Reliability in 3D ICs," DAC Workshop on More than Moore Technologies, San Francisco. Invited by Dr. Rasit Topaloglu. June 3, 2012.
8. "Teaching Example: A Decade of Physical Design," Young Faculty Workshop at DAC, San Francisco. Invited by Dr. Soha Hassoun. June 3, 2012.
9. "CAD Tool and Methodology for Reliable 3D-IC Integration," GRC Technology Transfer e-Workshop, Semiconductor Research Corporation. Invited by Dr. William Joyner. July 18, 2013.
10. "3D Modeling and Tools," Advanced Metallization Conference, Albany, NY. Invited by Dr. Rajiv Joshi. October 22, 2013.

11. “Low Power Computing with Multi-core 3D Processors,” GRC Technology Transfer e-Workshop, Semiconductor Research Corporation. Invited by Dr. David Ye. February 21, 2014.
12. “EDA for Monolithic 3D IC,” IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), San Francisco. Invited by Zvi Or Bach. October 7, 2014.
13. “3D VLSI: Challenges and Opportunities,” The MINOS LabEx Workshop, Grenoble, France. Invited by Dr. Olivier Joubert. March 16, 2015.
14. “2D IC vs. TSV 3D IC vs. Monolithic 3D IC Comparisons,” Coolcube Workshop, Qualcomm, San Diego. Invited by Dr. Yang Du. December 4, 2015.
15. “Design and CAD Research for Monolithic 3D ICs,” International Conference on Electronic Materials and Nanotechnology for Green Environment (ENGE), Jeju, South Korea. Invited by Prof. Rino Choi. November 9, 2016.
16. “Recent Advancement of RTL-to-GDS Toolset for Monolithic 3D ICs,” 3DVLSI Workshop, San Francisco. October 16, 2018.
17. “Micro-bumping vs. Hybrid Bonding: 3D IC PPA and Reliability Comparisons,” IEEE International 3D System Integration Conference (3DIC), Raleigh, North Carolina. Invited by Prof. Paul Franzon. November 15, 2021.
18. “EDA Tools and PPA Tradeoff Studies for Micro-bump and Hybrid Bond 3D ICs,” DATE Conference Workshop on 3D Integration: Heterogeneous 3D Architectures and Sensors. Invited by Dr. Pascal Vivet. March 18, 2022.
19. “Micro-bumping vs. Hybrid Bonding: What Are the Pros and Cons Today and In the Future?” International Symposium on 3D IC and Heterogeneous Integration. Invited by Prof. Tim Cheng, The Hong Kong University of Science and Technology (HKUST). April 26, 2022.
20. “Machine Learning-Powered VLSI Physical Design Tools and Methodologies,” ACM Design Automation, Engineering Track Talk. Invited by Dr. Sabya Das (Synopsys), July 12, 2022.
21. “Glass Interposer Integration of Logic and Memory Chiplets: PPA and Reliability Benefits,” International Conference on Electronic Materials and Nanotechnology for Green Environment (ENGE), Jeju, South Korea. Invited by Prof. Hyun Yong Yu. November 9, 2022.

5.5.5 Invited Seminar Presentations at Universities

1. “Physical Design Automation for Fast and Reliable 3D Circuits,” Princeton University. Invited by Prof. Sharad Malik. May 3, 2006.
2. “Physical Design Automation for Fast and Reliable 3D Circuits,” University of Texas, Austin. Invited by Prof. David Pan. March 29, 2007.
3. “Through-Silicon-Via based 3D IC Research Activities At the Georgia Tech Computer-Aided Design Laboratory,” National Taiwan University (NTU). Invited by Prof. Yao-Wen Chang. June 9, 2010.
4. “Through-Silicon-Via based 3D IC Research Activities At the Georgia Tech Computer-Aided Design Laboratory,” National Chiao Tung University (NCTU). Invited by Prof. Hung-Ming Chen. June 11, 2010.
5. “Design, Test, and EDA Research for 3D ICs at GTCAD Laboratory,” Columbia University. Invited by Prof. Ken Shepard. September 17, 2013.
6. “Design, Test, and EDA Research for 3D ICs at GTCAD Laboratory,” Massachusetts Institute of Technology. Invited by Prof. Li-Shiuan Peh and Prof. Vivienne Sze. September 27, 2013.
7. “Design, Test, and EDA Research for 3D ICs at GTCAD Laboratory,” Harvard University. Invited by Prof. Vahid Tarokh. October 4, 2013.
8. “Design, Test, and EDA Research for 3D ICs at GTCAD Laboratory,” California Institute of Technology. Invited by Prof. Azita Emami. October 11, 2013.

9. “Design, Test, and EDA Research for 3D ICs at GTCAD Laboratory,” University of California, San Diego. Invited by Prof. Andrew Kahng. October 14, 2013.
10. “Design, Test, and EDA Research for 3D ICs at GTCAD Laboratory,” Stanford University. Invited by Prof. Subhasish Mitra. November 5, 2013.
11. “Design, Test, and EDA Research for 3D ICs at GTCAD Laboratory,” University of California, Berkeley. Invited by Prof. Elad Alon. November 8, 2013.
12. “Design, Test, and EDA Research for 3D ICs at GTCAD Laboratory,” Princeton University. Invited by Prof. Sharad Malik. November 12, 2013.
13. “3D IC Revolution: Where Are We Now, and What Is Next?” Nanyang Technological University, Singapore. Invited by Prof. Hao Yu. November 8, 2016.
14. “Heterogeneous 3D ICs: Benefits, Challenges, and Future Prospects,” Southern University of Science and Technology, China. Invited by Prof. Hao Yu. November 8, 2016. May 13, 2019.
15. “Heterogeneous 3D ICs: Benefits, Challenges, and Future Prospects,” UCLA. Invited by Prof. Jason Cong. October 11, 2019.
16. “Heterogeneous Integration with 3D ICs: Benefits, Challenges, and Physical Design Tools,” UCSD. Invited by Prof. Andrew Kahng. February 23, 2021.
17. “Heterogeneous Integration with 3D ICs: Benefits, Challenges, and Physical Design Tools,” UCSD. Invited by Prof. Mingu Kang. March 1, 2022.
18. “Micro-bumping vs. Hybrid Bonding: 3D IC PPA and Reliability Comparisons,” University of Notre Dame. Invited by Prof. Ningyuan Cao, March 4, 2022.
19. “Quantified Benchmarking: A Key Role of Electronic Design Automation in Heterogenous Integration Era,” Charles L. and Ann Lee Brown Distinguished Seminar Series, University of Virginia. Invited by Prof. Mona Zabarjadi, October 20, 2023.
20. “Quantified Benchmarking: A Key Role of Electronic Design Automation in Heterogenous Integration Era,” National Taiwan University. Invited by Prof. Yao-Wen Chang, October 23, 2023.
21. “Quantified Benchmarking: A Key Role of Electronic Design Automation in Heterogenous Integration Era,” National Yang Ming Chiao Tung University. Invited by Prof. Hung-Ming Chen, October 24, 2023.
22. “Quantified Benchmarking: A Key Role of Electronic Design Automation in Heterogenous Integration Era,” Mercer Distinguished Lecture Series, Rensselaer Polytechnic Institute. Invited by Prof. Liu Liu, November 7, 2023.
23. “Quantified Benchmarking: A Key Role of Electronic Design Automation in Heterogenous Integration Era,” ECE Graduate Seminar, University of Pittsburgh. Invited by Prof. Inhee Lee, March 6, 2024.

5.5.6 Invited Seminar Presentations at Industry

1. “Physical Design Automation for Emerging Technologies,” Xilinx Corporation, San Jose, USA. Invited by Dr. Amit Singh. November 10, 2003.
2. “Physical Design Automation for Fast and Reliable 3D Circuits,” Intel Corporation, Santa Clara, USA. Invited by Dr. Jeff Parkhurst. August 23, 2006.
3. “High Performance 3D Microarchitecture Design,” IBM T. J. Watson Research Center, Yorktown Heights, USA. Invited by Dr. Joel Silberman. October 3, 2007.
4. “Through-Silicon-Via based 3D IC Research Activities At the Georgia Tech Computer-Aided Design Laboratory,” Synopsys Corporation, Sunnyvale, USA. Invited by Dr. Jamil Kawa. November 2, 2009.

5. "3D VLSI Design with Through-Silicon-Via: Challenges and Opportunities," Intel Corporation, Santa Clara, USA. Invited by Dr. Rajiv Mathur. November 3, 2009.
6. "3D VLSI Design with Through-Silicon-Via: Challenges and Opportunities," GlobalFoundries, Sunnyvale, USA. Invited by Dr. Rasit Topaloglu. November 3, 2009.
7. "Through-Silicon-Via based 3D IC Research Activities At the Georgia Tech Computer-Aided Design Laboratory," TSMC, Hsinhsu, Taiwan. Invited by Dr. Kevin Wu. June 10, 2010.
8. "Exploiting the Long-term Advantages of 3D Integration: A Benefit and Limit Study," Intel Corporation, Hillsboro, USA. Invited by Dr. Rajiv Mathur. September 1, 2010.
9. "Architecture and Design Research Activities for 3D ICs at the Georgia Tech Computer-Aided Design Laboratory," Raytheon Corporation, Dallas, USA. Invited by Dr. Kelly Dodds. April 27, 2011.
10. "Designing with TSVs: What to Do and What Not to Do," Institute of Microelectronics, A-STAR, Singapore. Invited by Dr. Min Kyu Je. August 4, 2011.
11. "3D IC Design and CAD Research at GTCAD Laboratory," IBM T. J. Watson Research Center, Yorktown Heights, USA. Invited by Dr. Jeonghee Shin. January 9, 2012.
12. "3D IC Design and CAD Research at GTCAD Lab," Qualcomm Corporation, San Diego, USA. Invited by Dr. Kambiz Samadi. February 10, 2012.
13. "3D IC Design and CAD Research Activities at GTCAD Laboratory," Cadence Design Systems, San Jose, USA. Invited by Dr. Limin He. November 9, 2012.
14. "3D IC Design and CAD Research at GTCAD Laboratory," Fujitsu Corporation, Kawasaki, Japan. Invited by Dr. Toshiyuki Shibuya, January 11, 2013.
15. "Design and CAD Research for Monolithic 3D ICs at GTCAD Lab," CEA-LETI, Grenoble, France. Invited by Dr. Carlo Reita, March 22, 2013.
16. "Physical Design Tools for 3D ICs at GTCAD Lab," Cadence Design Systems, Shanghai, China. Invited by Dr. Tao Chen, September 2, 2013.
17. "Power, Performance, and Thermal Tradeoff Study for Ultra-High Density Monolithic 3D IC Designs," Qualcomm Corporation, San Diego, USA. Invited by Dr. Kambiz Samadi. October 15, 2013.
18. "Design, Test, and EDA Research for 3D ICs at GTCAD Laboratory," Synopsys Corporation, Sunnyvale, USA. Invited by Dr. Arthur Nieuwoudt. November 20, 2013.
19. "Parasitic Extraction and Optimization for TSV-based 3D ICs," Mentor Graphics, Fremont, USA. Invited by Dr. Dusan Petranovik. November 21, 2013.
20. "Physical Design Tools for 3D ICs at GTCAD Lab," Cadence Design Systems, San Jose, USA. Invited by Dr. Limin He. November 22, 2013.
21. "Design, Test, and EDA Research for 3D ICs at GTCAD Laboratory," Altera Corporation, San Jose, USA. Invited by Dr. Arif Rahman, June 4, 2014.
22. "Modeling, Design, and EDA Research for Monolithic 3D ICs," Qualcomm Research, San Diego, USA. Invited by Dr. Yang Du. August 5, 2014.
23. "Modeling, Design, and EDA Research for Stacked-Die 3D IC at GTCAD Lab," ARM Research, Austin, USA. Invited by Dr. Saurabh Sinha. August 21, 2014.
24. "Modeling, Design, and EDA Research for Stacked-Die 3D IC at GTCAD Laboratory," TSMC, Hsinchu, Taiwan. Invited by Dr. Hsien-Hsin Lee. January 12, 2015.
25. "Recent Advances in 3D IC Design Study and CAD Tool Development," GlobalFoundries, Santa Clara, USA. Invited by Dr. Deepak Nayak. June 9, 2015.

26. “New Developments in 3D IC Design and CAD Research at the GTCAD Laboratory,” IMEC, Leuven, Belgium. Invited by Dr. Praveen Raghavan. July 27, 2015.
27. “New Developments in 3D IC Design and CAD Research at the GTCAD Laboratory,” CEA-LETI, Grenoble, France. Invited by Dr. Fabien Clermidy. November 24, 2015.
28. “3D IC Revolution: Where Are We Now, and What Is Next?,” ARM Research Summit, Cambridge, UK. September 16, 2016.
29. “How to Use Commercial 2D IC EDA Tools to Build Commercial Quality Monolithic 3D IC Designs,” CEA-LETI, Grenoble, France. Invited by Dr. Pascal Vivet. June 26, 2017.
30. “Emerging Trends in Heterogeneous System Integration Using 3D IC Technologies,” Jet Propulsion Laboratory, Pasadena. Invited by Dr. Jean Yang-Scharlotta, May 10, 2018.
31. “Machine Learning to Predict Successful FPGA Compilation Strategy,” Intel, Santa Clara. Invited by Dr. Hong Wang. October 15, 2018.
32. “Heterogeneous 2.5D and 3D ICs: Benefits, Challenges, and Future Prospects,” ASTAR-IME, Singapore. Invited by Dr. Kuang Kuo Lin, August 16, 2019.
33. “RTL-to-GDS Tool Development for 3D ICs,” Synopsys, Mountain View. Invited by Dr. Brandon Wang. September 12, 2019.
34. “Heterogeneous 3D ICs: Benefits, Challenges, and Future Prospects,” ARM Research Summit, Austin. Invited by Dr. Saurabh Sinha, September 17, 2019.
35. “Heterogeneous 3D ICs: Benefits, Challenges, and Future Prospects,” Northrop Grumman, Redondo Beach. Invited by Dr. Prakash Sarathy, October 10, 2019.
36. “Machine Learning-Powered VLSI Physical Design Tools and Methodologies,” Google. Invited by Dr. Azalia Mirhoseini, September 23, 2020.
37. “Machine Learning-Powered VLSI Physical Design Tools and Methodologies,” Apple. Invited by Dr. Ajay Bhatia, October 22, 2020.
38. “Machine Learning-Powered VLSI Physical Design Tools and Methodologies,” Intel. Invited by Dr. Harald Gossner, November 3, 2020.
39. “Machine Learning-Powered VLSI Physical Design Tools and Methodologies,” Nvidia. Invited by Dr. Mark Ren, August 13, 2021.
40. “Machine Learning-Powered VLSI Physical Design Tools and Methodologies,” Intel. Invited by Dr. Desmond Kirkpatrick, October 20, 2021.
41. “Machine Learning-Powered VLSI Physical Design Tools and Methodologies,” Intel Grow with Technology Series. Invited by Dr. Dhanapathy Krishnamoorthy, March 15, 2022. (260 on-line attendees from Intel)
42. “Micro-Bumping vs. Hybrid Bonding: 3D IC PPA and Reliability,” Apple. Invited by Dr. Ajay Bhatia, April 1, 2022.
43. “Micro-Bumping vs. Hybrid Bonding: 3D IC PPA and Reliability,” Intel. Invited by Dr. Sonia Leon, April 4, 2022.
44. “Quantified Benchmarking: A Key Role of Electronic Design Automation in Heterogenous Integration Era,” TSMC. Invited by Dr. Jim Chang, October 25, 2023.
45. “Unlocking the Future: Designing next generation AI Chips with AI Algorithms,” Samsung Semiconductor. Invited by Cas Licari, October 15, 2024.

5.5.7 Invited Seminar Presentations at Korean Industry and Institutes

1. "Multi-level Optimization Techniques for the Physical Design Automation of VLSI Systems," Samsung Semiconductor, Kiheung. Invited by Dr. Kyu Myoung Choi at CAE Team, July 19, 2001.
2. "Physical Design for 3D Integration at the Chip and Package Level," LG Mobile Handset R&D Center, Seoul. Invited by Dr. Soo Youl Yang, July 6, 2007.
3. "Physical Design for 3D Integration at the Chip and Package Level," Samsung Semiconductor, Kiheung. Invited by Dr. Kyu Myoung Choi at System LSI Team, July 11, 2007.
4. "3D Integrated Circuits: Challenges and Opportunities," Hynix Semiconductor Inc., Icheon. Invited by Dr. Jun Ho Lee at Memory R&D Division, January 24, 2008.
5. "Power and Thermal-aware Architecture, Circuits, and Interconnect Techniques," Samsung Semiconductor, Kiheung. Invited by Dr. Jin Suk Kong at System LSI Team, June 3, 2008.
6. "Co-Optimization and Limit Study of Signal, Power, and Thermal Distribution Networks in 3D ICs," Electronics and Telecommunications Research Institute (ETRI), Kwangju, Invited by Dr. Hyun Suh Kang, December 11, 2008.
7. "Through-Silicon-Via based 3D IC Research Activities At the Georgia Tech Computer-Aided Design Laboratory," Samsung Semiconductor, Kiheung. Invited by Dr. Kyu Myoung Choi at System LSI Team, June 3, 2010.
8. "Through-Silicon-Via based 3D IC Research Activities At the Georgia Tech Computer-Aided Design Laboratory," Electronics and Telecommunications Research Institute (ETRI), Daejeon. Invited by Dr. Gwang Sung Choi, June 7, 2010.
9. "Through-Silicon-Via based 3D IC Research Activities At the Georgia Tech Computer-Aided Design Laboratory," Samsung Semiconductor, Kiheung. Invited by Dr. Tae Je Cho at System LSI Team, June 17, 2010.
10. "Designing with TSVs: What to Do and What Not to Do," Samsung Electronics, Hwasung. Invited by Dr. Chan-Seok Hwang, CAE Team, Memory Division, May 11, 2011.
11. "Designing with TSVs: What to Do and What Not to Do," Hynix Semiconductor Inc., Icheon. Invited by Dr. Jun Ho Lee, Memory R&D Division, August 8, 2011.
12. "Designing with TSVs: What to Do and What Not to Do," Samsung Electronics, Kiheung, Invited by Dr. Ki Sup Kim, Design Technologies, August 9, 2011.
13. "Design and Testing for 3D-MAPS VLIW 3D Processors," Samsung Advanced Institute of Technology, Kiheung. Invited by Dr. Min Woo Ahn, August 3, 2013.
14. "Design Solutions for Multi-Physics Reliability Issues in 3D ICs," Samsung Electronics, Hwasung. Invited by Dr. Chan-Seok Hwang, CAE Team, Memory Division, January 15, 2014.
15. "New Developments in Design and CAD Research for the Current and Future 3D ICs," Samsung Electronics, Hwasung. Invited by Dr. Younsik Park, Design Team, Memory Division, August 31, 2015.
16. "3D IC Revolution: Where Are We Now, and What Is Next?" Korean Institute of Science and Technology (KIST), Seoul, Korea. Invited by Dr. Hyung Joon Kim, November 10, 2016.
17. "Mobile Deep Learning with 3D ICs: Opportunities and Challenges" Electronics and Telecommunications Research Institute (ETRI), Daejeon, Korea. Invited by Dr. Young Soo Kwon, January 5, 2017.
18. "Emerging Trends in Heterogeneous System Integration Using 2.5D and 3D IC Technologies," Electronics and Telecommunications Research Institute (ETRI), Daejeon, Korea. Invited by Dr. Kwang-Seong Choi, June 4, 2018.

19. “Emerging Trends in Heterogeneous System Integration Using 2.5D and 3D IC Technologies,” Samsung Electronics, Chonan, Korea. Invited by Dr. Dong Wook Kim, June 5, 2018.
20. “3D ICs: Benefits, Challenges, and Future Prospects,” Samsung Electronics, Hwasung. Invited by Dr. Byunghak Cho, Samsung System LSI, May 10, 2021.
21. “Machine Learning-Powered VLSI Physical Design Tools and Methodologies,” Samsung System LSI, Invited by Dr. Byunghak Cho, May 13, 2021.
22. “Design Technologies for Advanced Packages,” IEIE Advanced Packaging Technology Workshop, Invited by Prof. Byunghoon Lee, POSTECH, September 24, 2021.
23. “3D ICs: Benefits, Challenges, and Future Prospects from Designer’s Perspective,” IEIE Semiconductor Industry University Collaboration Workshop. Invited by Prof. Byunghoon Lee, POSTECH, October 27, 2021.
24. “Glass Interposer Integration of Logic and Memory Chiplets: PPA and Power/Signal Integrity Benefits,” Electronics and Telecommunications Research Institute (ETRI), Daejeon, Korea. Invited by Dr. Young Soo Kwon, September 1, 2022.
25. “Micro-bumping vs. Hybrid Bonding: Pros/Cons in Terms of Power Delivery,” Samsung Electronics Fellow and Master Group, Invited by Dr. Sung Wook Moon, September 16, 2022.
26. “Power Delivery Network Design for 3D ICs: Challenges and Solutions,” IEIE Semiconductor Industry University Collaboration Workshop. Invited by Prof. Hi-Deok Lee, Chungnam National University, October 5, 2022.
27. “Unlocking the Future: Designing next generation AI Chips with AI Algorithms,” Korea Advanced Institute of Science & Technology (KAIST), Daejeon, Korea. Invited by Dr. Myung Soo Jung, October 21, 2024.

6 Service

6.1 Professional Contributions

6.1.1 Editorial Board

1. Associate Editor, *IEEE Design & Test* (2015–present)
2. Associate Editor, *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* (2013–2018)
3. Associate Editor, *IEEE Transactions on Very Large Scale Integration Systems* (2007–2009)
4. Guest Editor, *ACM Transactions on Design Automation of Electronic Systems*, “Special Issue on Demonstrable Software Systems and Hardware Platforms” (2006)
5. Guest Editor, *International Journal of Computational Science and Engineering*, “Special Issue on Computational Methods and Techniques for Nanoscale Technology Computer Aided Design” (2007)
6. Guest Editor, *IEEE Design & Test*, “Special Issue on Advances in 3D Integrated Circuits, Systems, and CAD Tools” (2015)

6.1.2 Technical Program Committee

1. ACM Design Automation Conference (DAC): 2011, 2012, 2013, 2014, 2017, 2018
2. IEEE International Conference on Computer-Aided Design (ICCAD): 2009, 2010, 2014 (track chair), 2015 (track chair), 2016 (track chair), 2022, 2023
3. IEEE International 3D System Integration Conference (3DIC): 2010, 2011, 2013, 2014, 2015, 2018, 2019

4. International Symposium on Low Power Electronics and Design (ISLPED): 2016, 2017, 2018, 2020, 2021
5. Design, Automation, and Test in Europe (DATE): 2013
6. ACM International Symposium on Physical Design (ISPD): 2006, 2007, 2025
7. IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S): 2019
8. IEEE International Symposium on Quality Electronic Design (ISQED): 2016 (track chair), 2017 (track chair)
9. ACM/IEEE Asia South Pacific Design Automation Conference (ASPDAC): 2005, 2008, 2009, 2013
10. ACM/IEEE System Level Interconnect Prediction: 2011
11. IEEE International Symposium on Circuits and Systems: 2002, 2003
12. ACM Great Lakes Symposium on VLSI: 2004, 2005, 2006, 2007
13. IEEE International Conference on Computer Design: 2003, 2005, 2006, 2007
14. IFIP/IEEE International Conference on VLSI-SoC: 2004, 2007, 2011, 2012
15. International Conference on Parallel Processing: 2005

6.1.3 Professional Membership

1. Institute of Electrical and Electronics Engineers (IEEE), member (1995–2005), senior member (2006–2022), fellow (2023–present) for “contributions to electronic design automation and tradeoff for 3-dimensional integrated circuits,”
2. Association for Computing Machinery (ACM), member (1995–present)
3. Advisory Board Member, ACM Special Interest Group on Design Automation (SIGDA) (2003–2007)
4. Proposal Review Panel: National Science Foundation (NSF), CISE/CCF Division (March 29–30, 2012)
5. ACM/SIGDA Outstanding PhD Dissertation in EDA Award (OPDA) Selection Committee (2013)
6. Panel Chair (2012), Finance Chair (2013), Technical Program Committee Chair (2014), ACM/IEEE International Workshop on System Level Interconnect Prediction (SLIP)
7. Publication Chair (2005) and Tutorials Chair (2006), International Conference on Compilers, Architectures and Synthesis of Embedded Systems
8. CAD Track Chair, IEEE International Symposium on Circuits and Systems (2004–2006)
9. Publication Chair, IFIP International Conference on VLSI (2007)
10. Co-chair, Workshop on Accelerating Time-to-Market through Compiler-driven Optimization of Embedded Platforms (2004)

6.1.4 Invited Special Sessions and Panels Organized

1. Organizer, “Killer Apps for 3D ICs?” Special Session, ACM Design Automation Conference (DAC), 2011.
2. Tutorial Organizer, “How To Build Irresistible 3D IC Physical Layouts: Tools, Methodologies, and Case Studies,” ACM Design Automation Conference (DAC), 2016.
3. Organizer, “Negative Capacitance Field Effect Transistors (NCFET) for Ultra-Low-Power Devices to Systems,” Special Session, ACM Design Automation Conference (DAC), 2018.
4. Organizer, “Monolithic 3D IC: Benefits, Architectures, and EDA Tools,” Special Session, ACM Design Automation Conference (DAC), 2019.
5. Organizer, “Heterogenous 3D or Monolithic 3D, Which Direction to Go?” Panel, ACM Design Automation Conference (DAC), 2022.

6.1.5 Professional Leadership

1. Theme Leader, Semiconductor Research Corporation (SRC), Focus Center Research Program (FCRP): Cross-Center Research in 3D Integration (2009 – 2012)
2. Organizer, “Opportunities and Challenges in Emerging High-Performance Heterogeneous 3D Systems,” First Annual Workshop, Cross-center Theme on 3D Integration, Focus Center Research Program (FCRP) of the Semiconductor Research Corporation (SRC), February 11, 2011. 300+ registrants, open to public.
3. Organizer, “3D Integration: Progress and Prospects,” Second Annual Workshop, Cross-center Theme on 3D Integration, Focus Center Research Program (FCRP) of the Semiconductor Research Corporation (SRC), March 9, 2012. 235 registrants, closed to FCRP members only.
4. Member, International Technology Roadmap for Semiconductors (ITRS): Design International Technology Working Group for the 2009 renewal of ITRS.
5. Founding Coordinator, Dual BS/MS Program between GT-ECE and KAIST-EE (Korean Advanced Institute of Science and Technology) (2008–)
6. Advisory Board member, MonolithIC 3D, Inc. (2013–2015)

6.1.6 Literature Review

1. Journal articles
 - *ACM Transactions on Design Automation of Electronic Systems*
 - *ACM Journal of Emerging Technologies in Computing*
 - *IEEE Design & Test of Computers*
 - *IEEE Journal of Solid-State Circuits*
 - *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*
 - *IEEE Transactions on Very Large Scale Integration Systems*
 - *IEEE Transactions on Components, Packaging and Manufacturing Technology*
 - *IEEE Transactions on Device and Materials Reliability*
 - *IEEE Transactions on Circuits and Systems*
 - *IEEE Journal on Emerging and Selected Topics in Circuits and Systems*
2. Conference papers
 - ACM Design Automation Conference (DAC)
 - ACM International Symposium on Physical Design (ISPD)
 - ACM Great Lakes Symposium on VLSI (GLS-VLSI)
 - ACM System Level Interconnect Prediction (SLIP)
 - IEEE International Conference on Computer-Aided Design (ICCAD)
 - IEEE International Symposium on Circuits and Systems (ISCAS)
 - IEEE International Conference on Computer Design (ICCD)
 - IEEE Asia South Pacific Design Automation Conference (ASPDAC)
 - IEEE Design Automation & Test in Europe (DATE)
 - IEEE International Symposium on Low Power Electronics and Design (ISLPED)
 - IEEE International 3D System Integration Conference (3DIC)

6.2 Campus Contributions

1. Member, Graduate Curriculum Committee, School of Electrical and Computer Engineering (2002 – 2004)
2. Member, Faculty Honors Committee, School of Electrical and Computer Engineering (2004 – 2007)
3. Member, Undergraduate Curriculum Committee, School of Electrical and Computer Engineering (2007 – 2010)
4. Member, Faculty Recruitment Committee, School of Electrical and Computer Engineering (2010 – 2012)
5. Chair, VLSI Systems and Digital Design Technical Interest Group (2012 – 2015)
6. Member, ECE Statutory Advisory Committee (2015 – present)
7. Member, ECE Peer Review Committee (2017 – present)
8. Faculty advisor, Korean Graduate Student Association (2001 – present)
9. Faculty advisor, Korean Undergraduate Student Association (2001 – present)
10. PhD Committee Service
 - (1) Susanta Sengupta: Proposal (spring 2002)
 - (2) Sidharth Dalmia: Proposal (fall 2002)
 - (3) Kyu Won Choi: Proposal (fall 2002), Defense (fall 2003)
 - (4) Eung Suh Shin: Proposal (spring 2003), Defense (fall 2003)
 - (5) Prateek Tandon: Proposal (spring 2004)
 - (6) Badri Varadarajan: Proposal (fall 2003)
 - (7) William Robinson: Defense (fall 2003)
 - (8) Jifeng Mao: Proposal (fall 2003), Defense (fall 2004)
 - (9) Chung Seok Seo: Proposal (fall 2003)
 - (10) Sung-Hwan Min: Proposal (fall 2003), Defense (spring 2004)
 - (11) Sandeep Sankararaman: Proposal (fall 2003)
 - (12) Jae Hwan Lee: Proposal (spring 2004), Defense (fall 2004)
 - (13) Mongkol Ekpanyapong: Proposal (spring 2005), Defense (fall 2005)
 - (14) Ajay Joshi: Proposal (spring 2005), Defense (spring 2006)
 - (15) Bing Dang: Proposal (summer 2005), Defense (summer 2006)
 - (16) Bhyrav Mutnury: Proposal (summer 2005)
 - (17) Pranav Anbalagan: Proposal (fall 2005), Defense (fall 2006)
 - (18) Jacob Minz: Proposal (fall 2005), Defense (summer 2006)
 - (19) Changsoo Hong: Proposal (fall 2005), Defense (fall 2006)
 - (20) Chinnakrishnan Ballapuram: Proposal (spring 2006), Defense (spring 2008)
 - (21) Souvik Mukherjee: Proposal (spring 2006), Defense (spring 2007)
 - (22) Weidong Shi: Defense (spring 2006)
 - (23) Lakshmi Chakrapani: Proposal (summer 2006), Defense (spring 2008)
 - (24) Krishna Srinivasan: Proposal (fall 2006), Defense (spring 2008)
 - (25) Kiran Puttswamy: Proposal (fall 2006), Defense (fall 2007)
 - (26) Faik Baskaya: Proposal (fall 2006), Defense (summer 2009)
 - (27) Sudarshan Srinivasan: Defense (summer 2007)
 - (28) Ranjeeth Doppalapudi: Proposal (fall 2008)

- (29) Seyed-Abdollah Aftabjahani: Proposal (spring 2009), Defense (summer 2011)
- (30) Ki Jin Han: Defense (spring 2009)
- (31) Nithya Sankaran: Proposal (spring 2010), Defense (spring 2011)
- (32) Dong Hyuk Woo: Defense (summer 2010)
- (33) Michael Healy: Proposal (spring 2009), Defense (summer 2010)
- (34) Tapobrata Bandyopadhyay: Proposal (spring 2011)
- (35) Mohit Pathak: Proposal (spring 2011), Defense (spring 2014)
- (36) Muhammad Bashir: Proposal (fall 2010), Defense (summer 2011)
- (37) Dean Lewis: Proposal (summer 2011), Defense (summer 2012)
- (38) Dae Hyun Kim: Proposal (fall 2011), Defense (spring 2012)
- (39) Jeremy Tolbert: Proposal (fall 2011), Defense (summer 2012)
- (40) Krit Athikulwongse: Proposal (fall 2011), Defense (summer 2012)
- (41) Xin Zhao: Proposal (spring 2012), Defense (fall 2012)
- (42) Minki Cho: Proposal (spring 2012), Defense (fall 2012)
- (43) Nak Hee Seong: Proposal (spring 2012), Defense (summer 2012)
- (44) Young Joon Lee: Proposal (spring 2012), Defense (spring 2013)
- (45) Calvin King: Defense (spring 2012)
- (46) Fahad Ahmed: Proposal (summer 2012)
- (47) Jianyong Xie: Proposal (fall 2012), Defense (fall 2013)
- (48) Kwanyeob Chae: Proposal (fall 2012), Defense (summer 2013)
- (49) Xi Liu: Proposal (fall 2012), Defense (summer 2013)
- (50) Shubha Ramakrishnan: Proposal (fall 2012), Defense (spring 2013)
- (51) Moongon Jung: Proposal (spring 2013), Defense (spring 2014)
- (52) Biancun Xie: Proposal (fall 2013), Defense (fall 2014)
- (53) Jiwoo Park (UT Austin): Proposal (fall 2013)
- (54) Taigon Song: Proposal (spring 2014), Defense (fall 2015)
- (55) Shreepad Panth: Proposal (spring 2014), Defense (spring 2015)
- (56) Qiao Chen: Proposal (fall 2014)
- (57) Danny Lie: Defense (spring 2015)
- (58) William Song: Proposal (spring 2015), Defense (fall 2015)
- (59) Sung Joo Park: Proposal (spring 2015), Defense (summer 2016)
- (60) Yarui Peng: Proposal (fall 2015), Defense (fall 2016)
- (61) Boris Alexandrov: Defense (fall 2015)
- (62) Wen Yueh: Defense (fall 2015)
- (63) Michelle Collins: Proposal (spring 2016), Defense (fall 2016)
- (64) Taizhi Liu: Proposal (spring 2016), Defense (spring 2017)
- (65) Sandeep Samal: Proposal (summer 2016), Defense (spring 2017)
- (66) Lifeng Nai: Proposal (fall 2016)
- (67) Sihwan Kim: Proposal (summer 2017)
- (68) Anvesha Amaravati: Proposal (fall 2017), Defense (fall 2018)
- (69) Kyung Wook Chang: Proposal (fall 2018), Defense (spring 2019)

- (70) Bon Woong Ku: Proposal (fall 2018), Defense (spring 2019)
- (71) Huan Yu: Proposal (fall 2018), Defense (fall 2019)
- (72) Ningyuan Cao: Proposal (fall 2019), Defense (summer 2020)
- (73) Majid Ahadi Dolatsara: Proposal (fall 2019), Defense (spring 2021)
- (74) Ningyuan Cao: Proposal (fall 2019)
- (75) Xiaoyu Sun: Proposal (fall 2019), Defense (summer 2020)
- (76) Venkata Chaitanya Krishna Chekuri: Proposal (spring 2020), Defense (fall 2020)
- (77) Anthony Agnesina: Proposal (fall 2020), Defense (spring 2022)
- (78) Jinwoo Kim: Proposal (fall 2020), Defense (spring 2022)
- (79) Sai Pentapati: Proposal (fall 2020), Defense (spring 2022)
- (80) Victor Huang: Proposal (spring 2020), Defense (fall 2021)
- (81) Xiaochen Peng: Proposal (spring 2020), Defense (spring 2021)
- (82) Hakki Mert Torun: Proposal (spring 2020), Defense (fall 2020)
- (83) Osama Waqar Bhatti: Proposal (fall 2021), Defense (fall 2022)
- (84) Shanshi Huang: Proposal (fall 2021)
- (85) Seunghyup Han: Proposal (fall 2021), Defense (spring 2023)
- (86) Yi-chen Lu: Proposal (fall 2021), Defense (spring 2023)
- (87) Lingjun Zhu: Proposal (fall 2022), Defense (fall 2023)
- (88) Gauthaman Murali: Proposal (fall 2022), Defense (fall 2023)
- (89) Pruek Vanna-iampikul: Proposal (spring 2023), Defense (spring 2024)
- (90) Mercy Daniel Aguebor: Proposal (fall 2023)
- (91) Linhao Yang: Proposal (spring 2024)
- (92) Gihun Choe: Defense (fall 2023)
- (93) Oluwaseyi Akinwande: : Proposal (fall 2024)
- (94) Liu Liu (Univ of Notre Dame): Proposal (fall 2024)
- (95) James Read: Proposal (fall 2024)

7 Grants and Contracts

1. Interconnect-centric Physical Design Methodology
 - Role: PI
 - Organization: Georgia Yamacraw
 - Contract Period: August 16, 2001 – August 15, 2004
 - Amount Awarded: \$270,000
2. Noise Immune On/Off Chip 3-D Routing for High Speed System-On-Package Substrate
 - Role: PI
 - Organization: National Science Foundation
 - Contract Period: August 15, 2002 – August 14, 2004
 - Amount Awarded: \$100,000
3. Chip/Package Co-design of Physical Layout for Fast and Reliable System-On-Packages
 - Role: PI

- Organization: Association for Computing Machinery
 - Contract Period: June 15, 2003 – June 14, 2004
 - Amount Awarded: \$24,000
4. Placement and Routing for Polymorphic Computing Architecture
 - Role: PI
 - Organization: Defense Advanced Research Projects Agency (sub-contract)
 - Contract Period: May 15, 2003 – May 14, 2004
 - Amount Awarded: \$45,000
 5. NER: Automatic Placement Algorithms for Quantum Cell Automata
 - Role: PI (co-PI: Mike Niemier), my share = \$90,813 (70%).
 - Organization: National Science Foundation
 - Contract Period: August 1, 2004 – July 31, 2005
 - Amount Awarded: \$129,734
 6. Bringing Low Power Reconfigurable Analog Signal Processing to Embedded Systems
 - Role: PI (co-PIs: David Anderson, Paul Hasler), my share = \$240,000 (100%).
 - Organization: National Science Foundation
 - Contract Period: September 1, 2004 – August 31, 2007
 - Amount Awarded: \$240,000
 7. Mixed Signal Design Tool for System-On-Package
 - Role: PI
 - Organization: Packaging Research Center
 - Contract Period: January 8, 2007 – January 7, 2009
 - Amount Awarded: \$100,000
 8. High-Performance 3D Microarchitecture Design
 - Role: co-PI (co-PIs: Gabriel H. Loh, Hsien-Hsin S. Lee), my share = \$70,000 (33%).
 - Organization: Semiconductor Research Corporation (FCRP/GSRC)
 - Contract Period: June 1, 2005 – August 31, 2006
 - Amount Awarded: \$210,000
 9. High-Performance 3D Microarchitecture Design
 - Role: co-PI (co-PIs: Gabriel H. Loh, Hsien-Hsin S. Lee), my share = \$150,000 (33%).
 - Organization: Semiconductor Research Corporation (FCRP/C2S2)
 - Contract Period: September 1, 2006 – August 31, 2009
 - Amount Awarded: \$450,000
 10. CAREER: Physical Design Automation for Fast and Reliable 3D Circuits
 - Role: PI
 - Organization: National Science Foundation
 - Contract Period: June 15, 2006 – June 14, 2011
 - Amount Awarded: \$400,000

11. Co-Optimization and Limit Study of Signal, Power, and Thermal Distribution Networks in 3D ICs
 - Role: PI
 - Organization: Semiconductor Research Corporation (FCRP/IFC)
 - Contract Period: September 1, 2007 – October 31, 2012
 - Amount Awarded: \$400,000
12. Design, Fabrication, and Testing of 3D-MAPS: A Massively Parallel Processor with 3D Stacked Memory
 - Role: PI (co-PI: Hsien-Hsin S. Lee), my share = \$470,624 (50%).
 - Organization: US Department of Defense
 - Contract Period: May 1, 2009 – September 30, 2011
 - Amount Awarded: \$941,248
13. 3D-MAPS V2: A Massively Parallel Processor with 3D Stacked Memory
 - Role: PI (co-PIs: Hsien-Hsin S. Lee), my share = \$147,888 (50%).
 - Organization: US Department of Defense
 - Contract Period: October 1, 2011 – September 30, 2012
 - Amount Awarded: \$295,776
14. 3D Integration of Sub-Threshold Multi-core Co-processor for Ultra Lower Power Computing
 - Role: PI (co-PI: Saibal Mukhopadhyay), my share = \$225,000 (50%).
 - Organization: National Science Foundation
 - Contract Period: August 15, 2009 – August 14, 2012
 - Amount Awarded: \$450,000
15. A Digital Infomedia System - Immersive Technologies on a Hybrid GPU-CPU Platform
 - Role: co-PI (co-PIs: Ghassan Al-Regib, Monty Hayes, Fred Juang, Jongman Kim), my share = \$254,463 (4.2%).
 - Participating Organizations: Korea Electronics Technology Institute, Kaon Media, Creative Solutions Corporation, Sung-kyun-kwan University, Georgia Tech Enterprise Innovation Institute
 - Organization: Korea Institute for Advancement of Technology, The Ministry of Knowledge Economy, The Republic of Korea
 - Contract Period: March 1, 2009 – February 28, 2012
 - Amount Awarded: \$6,000,000
16. Design for Manufacturing Issues with Through-Silicon-Via
 - Role: PI
 - Organization: Intel Corporation
 - Date Awarded: January 2010
 - Amount Awarded: \$50,000 (industry gift)
17. High Density 3D SRAM and Logic Designs with Monolithic 3D Integration
 - Role: PI
 - Organization: Semiconductor Research Corporation (Intel Custom Funding)
 - Contract Period: August 1, 2011 – July 31, 2012
 - Amount Awarded: \$60,000

18. Reliability and Standardization Study for TSV-based Wide I/O DRAM Structures in 3D-IC Integration

- Role: PI
- Organization: Semiconductor Research Corporation (SEMATECH 3D Enablement Center)
- Contract Period: October 1, 2011 – September 30, 2012
- Amount Awarded: \$59,933

19. Design for Manufacturability of 3D ICs with Through Silicon Vias

- Role: PI (co-PI: David Pan, UT Austin), my share = \$200,000 (50%).
- Organization: National Science Foundation
- Contract Period: September 1, 2010 – August 31, 2014
- Amount Awarded: \$400,000

20. Design-for-Yield for future 3D DRAM

- Role: PI
- Organization: Samsung Electronics
- Contract Period: June 15, 2012 – June 14, 2014
- Amount Awarded: \$100,000

21. CAD Tool and Methodology for Reliable 3D-IC Integration

- Role: co-PI (PI: David Pan, UT Austin), my share = \$180,000 (50%).
- Organization: Semiconductor Research Corporation (GRC/CADTS)
- Contract Period: February 1, 2012 – August 31, 2015
- Amount Awarded: \$360,000

22. Design of 3D Integrated Heterogeneous Systems

- Role: co-PI (PI: Saibal Mukhopadhyay), my share = \$210,629 (50%).
- Organization: Semiconductor Research Corporation (GRC/ICSS)
- Contract Period: Feb 1, 2011 – August 31, 2015
- Amount Awarded: \$421,258

23. Low Power Computing with Multi-core 3D Processors

- Role: PI
- Organization: Semiconductor Research Corporation (Intel Custom Funding)
- Contract Period: April 1, 2012 – March 31, 2015
- Amount Awarded: \$400,000

24. Low Power and Reliable Designs for Monolithic 3D ICs

- Role: PI
- Organization: Qualcomm, Inc.
- Contract Period: August 1, 2012 – July 31, 2015
- Amount Awarded: \$124,000

25. 3D IC Design for Ultra Low Power Wireless Sensor Network

- Role: PI
- Organization: Center for Integrated Smart Sensors, KAIST, Korea

- Contract Period: September 1, 2012 – August. 31, 2015
 - Amount Awarded: \$170,000
26. Architecture-aware Power Distribution Network Design for Wide-I/O 3D DRAM
- Role: PI
 - Organization: Samsung Electronics
 - Contract Period: December 15, 2013 – December 14, 2015
 - Amount Awarded: \$100,000
27. Parasitic Extraction for TSV-based 3D ICs
- Role: PI
 - Organization: Mentor Graphics
 - Date Awarded: September 2015
 - Amount Awarded: \$20,000 (industry gift)
28. Bringing 3D Memory Cubes to Space: a Rad-Hard-by-Design Study with an Open Architecture (SBIR Phase 1)
- Role: co-PI (PI: James Yamaguchi), my share = \$39,000 (31%).
 - Organization: National Aeronautics and Space Administration (NASA)
 - Contract Period: June 1, 2016 – December 31, 2016
 - Amount Awarded: \$125,000
29. Power Delivery Network Design and CAD for Monolithic 3D ICs
- Role: PI
 - Organization: ARM
 - Contract Period: August 1, 2016 – December 31, 2016
 - Amount Awarded: \$26,233
30. Next-generation Neuromorphic Co-processor Power Consumption in the Beyond Exa-scale Era
- Role: PI
 - Organization: Oak Ridge National Laboratory
 - Contract Period: October 1, 2016 – September 30, 2018
 - Amount Awarded: \$134,000
31. Exploration of Intrinsic Monolithic 3D IC Design Limits and PPA Analysis
- Role: PI
 - Organization: Taiwan Semiconductor Manufacturing Company (TSMC)
 - Contract Period: June 1, 2017 – May 31, 2019
 - Amount Awarded: \$282,950
32. Bringing 3D Memory Cubes to Space: A Rapid Prototyping Study and Experimental Validation (SBIR Phase 2)
- Role: co-PI (PI: James Yamaguchi), my share = \$200,045 (27%).
 - Organization: National Aeronautics and Space Administration (NASA)
 - Contract Period: June 1, 2017 – June 15, 2020
 - Amount Awarded: \$750,000
33. A Vertically-Integrated Design Flow for IP Reuse and Heterogeneous Integration

- Role: PI (co-PI: Saibal Mukhopadhyay, Tushar Krishna, Madhavan Swaminathan), my share = \$1,447,400 (39%).
 - Organization: Defense Advanced Research Projects Agency (DARPA)
 - Contract Period: September 1, 2017 – August 31, 2021
 - Amount Awarded: \$3,719,691
34. FLASHRAD: A 3D Rad Hard Memory Module For High Performance Space Computers (SBIR Phase 1)
- Role: co-PI (PI: James Yamaguchi), my share = \$38,500 (31%).
 - Organization: National Aeronautics and Space Administration (NASA)
 - Contract Period: June 1, 2017 – December 31, 2017
 - Amount Awarded: \$125,000
35. Qualcomm Faculty Award, 2017
- Role: PI
 - Organization: Qualcomm, Inc.
 - Contract Period: N/A
 - Amount Awarded: \$75,000 (industry gift)
36. Device/Circuit Co-design of Negative Capacitance Transistors
- Role: PI (co-PI: Asif Khan, Georgia Tech), my share = \$225,000 (50%)
 - Organization: National Science Foundation
 - Contract Period: September 1, 2017 – August 31, 2022
 - Amount Awarded: \$450,000
37. Thermal-aware Tier Partitioning and Extraction for Wafer-bonded 3D ICs
- Role: PI
 - Semiconductor Research Corporation
 - Contract Period: October 1, 2017 – September 30, 2019
 - Amount Awarded: \$130,000
38. Machine Learning to Predict Successful FPGA Compilation Strategy
- Role: PI
 - Organization: National Science Foundation, Industry-University Cooperative Research Centers (IUCRC) Program
 - Contract Period: January 1, 2018 – December 31, 2019
 - Amount Awarded: \$105,000 (overhead 10%)
39. RTL-to-GDS Tools and Methodologies for Sequential Integration Monolithic 3D ICs
- Role: PI (co-PI: Saibal Mukhopadhyay, Krishnendu Chakrabarty), my share = \$1,694,044 (54%).
 - Organization: Defense Advanced Research Projects Agency (DARPA)
 - Contract Period: June 1, 2018 – December 31, 2021
 - Amount Awarded: \$3,126,341
40. FLASHRAD: A 3D Rad Hard Memory Module For High Performance Space Computers (SBIR Phase 2)
- Role: co-PI (PI: James Yamaguchi), my share = \$201,102 (27%).

- Organization: National Aeronautics and Space Administration (NASA)
 - Contract Period: June 1, 2018 – December 31, 2020
 - Amount Awarded: \$750,000
41. Qualcomm Faculty Award, 2018
- Role: PI
 - Organization: Qualcomm, Inc.
 - Contract Period: N/A
 - Amount Awarded: \$75,000 (industry gift)
42. Netlist-to-PPA Prediction Using Machine Learning
- Role: PI
 - Organization: National Science Foundation, Industry-University Cooperative Research Centers (IUCRC) Program
 - Contract Period: January 1, 2019 – December 31, 2019
 - Amount Awarded: \$120,000 (overhead 10%)
43. GP-3D: Georgia Tech Placer for True 3D IC Placement
- Role: PI
 - Organization: Samsung Electronics
 - Contract Period: May 1, 2019 - April 30, 2021
 - Amount Awarded: \$150,000
44. Physical Design Tools for Monolithic 3D ICs Targeting Logic Applications
- Role: PI
 - Organization: Semiconductor Research Corporation
 - Contract Period: January 1, 2020 - December 31, 2023
 - Amount Awarded: \$240,000
45. 3D Memory/Logic Stacking Architecture Exploration
- Role: PI
 - Organization: Interuniversitair Micro-Electronica Centrum (IMEC)
 - Contract Period: March 1, 2021 - February 28, 2025
 - Amount Awarded: \$233,903
46. Glass Interposer Integration of Logic and Memory Chiplets: PPA Benefits Over Other Means
- Role: PI
 - Organization: Facebook via Packaging Research Center (PRC)
 - Contract Period: May 1, 2021 - April 30, 2022
 - Amount Awarded: \$70,000
47. Backside Power Delivery Network for 2D and 3D ICs
- Role: PI
 - Organization: Samsung Semiconductor Inc (San Jose, CA)
 - Contract Period: October 1, 2021 - September 30, 2024

- Amount Awarded: \$400,724
48. Abisko: Deep Codesign of an Energy-Optimized, High Performance Neuromorphic Accelerator
- Role: co-PI (PI: Jeffrey Vetter, Oak Ridge National Lab), my share = \$300,000 (5%).
 - Organization: US Department of Energy
 - Contract Period: November 1, 2021 - October 30, 2024
 - Amount Awarded: \$6,000,000
49. Power Delivery Network Comparison Between Micro-bump and Hybrid Bonding 3D ICs
- Role: PI
 - Organization: Samsung Electronics
 - Contract Period: November 1, 2021 - October 31, 2022
 - Amount Awarded: \$120,000
50. Physical Design Parameter Optimization (PDPO) Using Reinforcement Learning
- Role: PI
 - Organization: National Science Foundation, Industry-University Cooperative Research Centers (IUCRC) Program
 - Contract Period: January 1, 2023 – December 31, 2024
 - Amount Awarded: \$130,000 (overhead 10%)
51. Enabling Design Space Exploration of Monolithic-3D Logic and Memory Fabrics
- Role: co-PI (PI: Sharon Hu), my share = \$150,000 (33%).
 - Organization: Semiconductor Research Corporation
 - Contract Period: January 1, 2023 - December 31, 2025
 - Amount Awarded: \$450,000
52. Design Automation for Monolithic 3D and Heterogeneous Interposer Integration
- Role: co-PI (PI: Madhavan Swaminathan), my share = \$1,250,000 (2.8%).
 - Organization: Semiconductor Research Corporation, Joint University Microelectronics Program 2.0
 - Contract Period: January 1, 2023 - December 31, 2027
 - Amount Awarded: \$46,057,763
53. A Multi-tier Fine-Grained 3D Architecture for Efficient Inference and Training of Memory-Intensive AI Workloads
- Role: co-PI (PI: Tushar Krishna), my share = \$150,000 (50%).
 - Organization: Taiwan Semiconductor Manufacturing Company
 - Contract Period: March 15, 2023 - March 14, 2025
 - Amount Awarded: \$300,000
54. System-level Evaluation of Monolithic 3D ICs Based on 2D Materials Transistors and Remote Epitaxy
- Role: PI
 - Organization: Samsung Advanced Institute of Technology (SAIT)
 - Contract Period: November 1, 2023 - October 31, 2025
 - Amount Awarded: \$600,000

55. Domain-Specific 3D ReRAM-based Processing-in-Memory Accelerators for Streaming Time Series Applications
 - Role: co-PI (PI: Philip Brisk), my share = \$90,000 (22.5%).
 - Organization: National Science Foundation
 - Contract Period: June 6, 2023 - June 5, 2024
 - Amount Awarded: \$400,000
56. Routing Design Guided Development of 3D Scaling BEOL Interconnect Technology
 - Role: co-PI (PI: Jae Yong Song), my share = \$364,066 (28.5%).
 - Organization: Korea Planning & Evaluation of Industrial Technology (KEIT)
 - Contract Period: April 1, 2023 - December 31, 2027
 - Amount Awarded: \$1,275,000
57. ML-based Generation of Fine-grained TSV Models for Power Integrity Analysis
 - Role: PI
 - Organization: National Science Foundation, Industry-University Cooperative Research Centers (IUCRC) Program
 - Contract Period: January 1, 2024 – December 31, 2025
 - Amount Awarded: \$145,000 (overhead 10%)
58. AI-based Physical Design Automation for 2D and 3D ICs
 - Role: PI
 - Organization: Samsung Advanced Institute of Technology (SAIT)
 - Contract Period: January 15, 2024 – January 14, 2027
 - Amount Awarded: \$856,555
59. Physical Design Closure with Machine Learning
 - Role: PI
 - Organization: Synopsys Corporation
 - Date Awarded: 2021, 2022, 2023, 2024
 - Amount Awarded: \$215,000 total (industry gift)

8 Honors and Awards

8.1 Awards

1. Design Automation Conference Graduate Scholarship, 2003.
2. **NSF Faculty Early Career Development (CAREER) Award, 2006.**
3. Outstanding Junior Faculty Member Award, School of Electrical and Computer Engineering, Georgia Institute of Technology, 2007.
4. Hesburgh Award Teaching Fellows, Center for the Enhancement for Teaching and Learning (CETL), Georgia Institute of Technology, 2008. (Institute-level Teaching Award for tenured faculty)
5. Distinguished Service Award, ACM Special Interest Group on Design Automation (SIGDA), 2008.
6. Intel/CICC Student Scholarship Award, IEEE Custom Integrated Circuits Conference (CICC), 2010.

7. Best Paper Award, IEEE Asian Test Symposium, 2012.
8. Best Paper Award, IEEE International Interconnect Technology Conference (IITC), 2014.
9. Best Paper Award, IEEE International Conference on Planarization/CMP Technology (ICPT), 2016.
10. **Class of 1940 Course Survey Teaching Effectiveness Award, 2016. (Institute-level Teaching Award based on Student Course Survey)**
11. Qualcomm Faculty Award, 2017.
12. Best Paper Award, IEEE Electrical Design of Advanced Packaging and Systems Symposium (EDAPS) , 2017.
13. Qualcomm Faculty Award, 2018.
14. **Class of 1940 Course Survey Teaching Effectiveness Award, 2018. (Institute-level Teaching Award based on Student Course Survey)**
15. **Class of 1940 Course Survey Teaching Effectiveness Award, 2019. (Institute-level Teaching Award based on Student Course Survey)**
16. Best Paper Award, IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SOC), 2020.
17. Best Paper Award, IEEE International Conference on Computer Design (ICCD), 2020.
18. **Class of 1940 Course Survey Teaching Effectiveness Award, 2020. (Institute-level Teaching Award based on Student Course Survey)**
19. Richard B. Shultz Best Paper Award, IEEE Transactions on Electromagnetic Compatibility, 2022.
20. **Donald O. Pederson Best Paper Award, IEEE Transactions on Computer-Aided Design, 2022.**
21. Best Paper Award, ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED), 2022.
22. Best Student Paper Award, ACM/IEEE Workshop on Machine Learning for CAD (ML CAD), 2022.
23. **Class of 1940 Course Survey Teaching Effectiveness Award, 2022. (Institute-level Teaching Award based on Student Course Survey)**
24. **Best Paper Award, ACM Design Automation Conference (DAC), 2023.**
25. Award for Excellence, Defense Advanced Research Projects Agency (DARPA), 2024.

8.2 Nominations

1. Best Paper Award nomination, ACM International Symposium on Physical Design (ISPD), 2006.
2. Best Paper Award nomination, IEEE International Conference on Computer-Aided Design (ICCAD), 2009.
3. Best Paper Award nomination, ACM Design Automation Conference (DAC), 2011.
4. Best Paper Award nomination, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2011.
5. Best Paper Award nomination, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2012.
6. Best Paper Award nomination, ACM Design Automation Conference (DAC), 2012.
7. Best Paper Award nomination, IEEE International Symposium on Low Power Electronics and Design (ISLPED), 2012.

8. Best Paper Award nomination, ACM International Symposium on Physical Design (ISPD), 2014.
9. Best Paper Award nomination, ACM Design Automation Conference (DAC), 2014.
10. Best Paper Award nomination, ACM International Symposium on Physical Design (ISPD), 2018.
11. Best Paper Award nomination, IEEE International Conference on Computer-Aided Design (ICCAD), 2019.
12. Best Paper Award nomination, ACM Design Automation Conference (DAC), 2020.
13. Best Paper Award nomination, ACM International Symposium on Physical Design (ISPD), 2021.
14. Best Paper Award nomination, IEEE International Symposium on Low Power Electronics and Design (ISLPED), 2021.
15. Best Paper Award nomination, IEEE International Conference on Computer-Aided Design (ICCAD), 2024.